Comparing the memory system performance of the HP V-Class and SGI Origin 2000 multiprocessors using microbenchmarks and scientific applications

Ravi Iyer, Nancy M. Amato, Lawrence Rauchwerger, Laxmi Bhuyan

Research output: Contribution to conferencePaper

Abstract

As processor technology continues to advance at a rapid pace, the principal performance bottleneck of shared memory systems has become the memory access latency. In order to understand the effects of cache and memory hierarchy on system latencies, performance analysts perform benchmark analysis on existing state-of-the-art multiprocessors. In this study, we present a detailed comparison of the memory system of two recent commercial ventures, the HP V-Class and the SGI Origin 2000. Our goal is to compare and contrast design techniques used in these multiprocessors to tolerate the effect of memory latency. Our experimental methodology uses microbenchmarks as well as scientific applications to characterize the user-level performance.

Original languageEnglish (US)
Pages339-347
Number of pages9
StatePublished - Jan 1 1999
Externally publishedYes
EventProceedings of the 1999 13th ACM International Conference on Supercomputing, ICS'99 - Rhodes, Greece
Duration: Jun 20 1999Jun 25 1999

Other

OtherProceedings of the 1999 13th ACM International Conference on Supercomputing, ICS'99
CityRhodes, Greece
Period6/20/996/25/99

Fingerprint

Data storage equipment
Computer systems

ASJC Scopus subject areas

  • Computer Science(all)

Cite this

Iyer, R., Amato, N. M., Rauchwerger, L., & Bhuyan, L. (1999). Comparing the memory system performance of the HP V-Class and SGI Origin 2000 multiprocessors using microbenchmarks and scientific applications. 339-347. Paper presented at Proceedings of the 1999 13th ACM International Conference on Supercomputing, ICS'99, Rhodes, Greece, .

Comparing the memory system performance of the HP V-Class and SGI Origin 2000 multiprocessors using microbenchmarks and scientific applications. / Iyer, Ravi; Amato, Nancy M.; Rauchwerger, Lawrence; Bhuyan, Laxmi.

1999. 339-347 Paper presented at Proceedings of the 1999 13th ACM International Conference on Supercomputing, ICS'99, Rhodes, Greece, .

Research output: Contribution to conferencePaper

Iyer, R, Amato, NM, Rauchwerger, L & Bhuyan, L 1999, 'Comparing the memory system performance of the HP V-Class and SGI Origin 2000 multiprocessors using microbenchmarks and scientific applications' Paper presented at Proceedings of the 1999 13th ACM International Conference on Supercomputing, ICS'99, Rhodes, Greece, 6/20/99 - 6/25/99, pp. 339-347.
Iyer R, Amato NM, Rauchwerger L, Bhuyan L. Comparing the memory system performance of the HP V-Class and SGI Origin 2000 multiprocessors using microbenchmarks and scientific applications. 1999. Paper presented at Proceedings of the 1999 13th ACM International Conference on Supercomputing, ICS'99, Rhodes, Greece, .
Iyer, Ravi ; Amato, Nancy M. ; Rauchwerger, Lawrence ; Bhuyan, Laxmi. / Comparing the memory system performance of the HP V-Class and SGI Origin 2000 multiprocessors using microbenchmarks and scientific applications. Paper presented at Proceedings of the 1999 13th ACM International Conference on Supercomputing, ICS'99, Rhodes, Greece, .9 p.
@conference{44df09132e7441e795c0a1ebacbcc085,
title = "Comparing the memory system performance of the HP V-Class and SGI Origin 2000 multiprocessors using microbenchmarks and scientific applications",
abstract = "As processor technology continues to advance at a rapid pace, the principal performance bottleneck of shared memory systems has become the memory access latency. In order to understand the effects of cache and memory hierarchy on system latencies, performance analysts perform benchmark analysis on existing state-of-the-art multiprocessors. In this study, we present a detailed comparison of the memory system of two recent commercial ventures, the HP V-Class and the SGI Origin 2000. Our goal is to compare and contrast design techniques used in these multiprocessors to tolerate the effect of memory latency. Our experimental methodology uses microbenchmarks as well as scientific applications to characterize the user-level performance.",
author = "Ravi Iyer and Amato, {Nancy M.} and Lawrence Rauchwerger and Laxmi Bhuyan",
year = "1999",
month = "1",
day = "1",
language = "English (US)",
pages = "339--347",
note = "Proceedings of the 1999 13th ACM International Conference on Supercomputing, ICS'99 ; Conference date: 20-06-1999 Through 25-06-1999",

}

TY - CONF

T1 - Comparing the memory system performance of the HP V-Class and SGI Origin 2000 multiprocessors using microbenchmarks and scientific applications

AU - Iyer, Ravi

AU - Amato, Nancy M.

AU - Rauchwerger, Lawrence

AU - Bhuyan, Laxmi

PY - 1999/1/1

Y1 - 1999/1/1

N2 - As processor technology continues to advance at a rapid pace, the principal performance bottleneck of shared memory systems has become the memory access latency. In order to understand the effects of cache and memory hierarchy on system latencies, performance analysts perform benchmark analysis on existing state-of-the-art multiprocessors. In this study, we present a detailed comparison of the memory system of two recent commercial ventures, the HP V-Class and the SGI Origin 2000. Our goal is to compare and contrast design techniques used in these multiprocessors to tolerate the effect of memory latency. Our experimental methodology uses microbenchmarks as well as scientific applications to characterize the user-level performance.

AB - As processor technology continues to advance at a rapid pace, the principal performance bottleneck of shared memory systems has become the memory access latency. In order to understand the effects of cache and memory hierarchy on system latencies, performance analysts perform benchmark analysis on existing state-of-the-art multiprocessors. In this study, we present a detailed comparison of the memory system of two recent commercial ventures, the HP V-Class and the SGI Origin 2000. Our goal is to compare and contrast design techniques used in these multiprocessors to tolerate the effect of memory latency. Our experimental methodology uses microbenchmarks as well as scientific applications to characterize the user-level performance.

UR - http://www.scopus.com/inward/record.url?scp=0032669612&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032669612&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:0032669612

SP - 339

EP - 347

ER -