Compact modeling of on-chip ESD protection devices using Verilog-A

Junjun Li, Sopan Joshi, Ryan Barnes, Elyse Rosenbaum

Research output: Contribution to journal › Article

Abstract

A practical approach for the compact modeling of electrostatic discharge (ESD) protection devices, using the behavioral language Verilog-A, is presented. Models of the NMOS transistor, the vertical n-p-n transistor, the diode, and the resistor have been developed, suitable for circuit-level simulation. Large-signal and small-signal models are provided for transient and alternating current (ac) simulation, respectively. A self-heating model is included for accurate simulation of the device ON-resistance under transient high-current conditions.

Original languageEnglish (US)
Pages (from-to)1047-1063
Number of pages17
JournalIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Volume25
Issue number6
DOIs
StatePublished - Jun 1 2006

Fingerprint

Computer hardware description languages
Electrostatic discharge
Transistors
Resistors
Diodes
Heating
Networks (circuits)

Keywords

  • Electrostatic discharge (ESD)
  • Metal-oxide-semiconductor (MOS) model
  • Reliability
  • Verilog-A

ASJC Scopus subject areas

  • Software
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Cite this

Compact modeling of on-chip ESD protection devices using Verilog-A. / Li, Junjun; Joshi, Sopan; Barnes, Ryan; Rosenbaum, Elyse.

In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 25, No. 6, 01.06.2006, p. 1047-1063.

Research output: Contribution to journal › Article

Li, J, Joshi, S, Barnes, R & Rosenbaum, E 2006, 'Compact modeling of on-chip ESD protection devices using Verilog-A', IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 25, no. 6, pp. 1047-1063. https://doi.org/10.1016/j.tetlet.2005.12.050
Li J, Joshi S, Barnes R, Rosenbaum E. Compact modeling of on-chip ESD protection devices using Verilog-A. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2006 Jun 1;25(6):1047-1063. https://doi.org/10.1016/j.tetlet.2005.12.050
Li, Junjun ; Joshi, Sopan ; Barnes, Ryan ; Rosenbaum, Elyse. / Compact modeling of on-chip ESD protection devices using Verilog-A. In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2006 ; Vol. 25, No. 6. pp. 1047-1063.
@article{ebf9c88f54b14f65b6b6348e9539cba0,
title = "Compact modeling of on-chip ESD protection devices using Verilog-A",
abstract = "A practical approach for the compact modeling of electrostatic discharge (ESD) protection devices, using the behavioral language Verilog-A, is presented. Models of the NMOS transistor, the vertical n-p-n transistor, the diode, and the resistor have been developed, suitable for circuit-level simulation. Large-signal and small-signal models are provided for transient and alternating current (ac) simulation, respectively. A self-heating model is included for accurate simulation of the device ON-resistance under transient high-current conditions.",
keywords = "Electrostatic discharge (ESD), Metal-oxide-semiconductor (MOS) model, Reliability, Verilog-A",
author = "Junjun Li and Sopan Joshi and Ryan Barnes and Elyse Rosenbaum",
year = "2006",
month = "6",
day = "1",
doi = "10.1016/j.tetlet.2005.12.050",
language = "English (US)",
volume = "25",
pages = "1047--1063",
journal = "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
issn = "0278-0070",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "6",

}

TY - JOUR

T1 - Compact modeling of on-chip ESD protection devices using Verilog-A

AU - Li, Junjun

AU - Joshi, Sopan

AU - Barnes, Ryan

AU - Rosenbaum, Elyse

PY - 2006/6/1

Y1 - 2006/6/1

N2 - A practical approach for the compact modeling of electrostatic discharge (ESD) protection devices, using the behavioral language Verilog-A, is presented. Models of the NMOS transistor, the vertical n-p-n transistor, the diode, and the resistor have been developed, suitable for circuit-level simulation. Large-signal and small-signal models are provided for transient and alternating current (ac) simulation, respectively. A self-heating model is included for accurate simulation of the device ON-resistance under transient high-current conditions.

AB - A practical approach for the compact modeling of electrostatic discharge (ESD) protection devices, using the behavioral language Verilog-A, is presented. Models of the NMOS transistor, the vertical n-p-n transistor, the diode, and the resistor have been developed, suitable for circuit-level simulation. Large-signal and small-signal models are provided for transient and alternating current (ac) simulation, respectively. A self-heating model is included for accurate simulation of the device ON-resistance under transient high-current conditions.

KW - Electrostatic discharge (ESD)

KW - Metal-oxide-semiconductor (MOS) model

KW - Reliability

KW - Verilog-A

UR - http://www.scopus.com/inward/record.url?scp=33646741213&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33646741213&partnerID=8YFLogxK

U2 - 10.1016/j.tetlet.2005.12.050

DO - 10.1016/j.tetlet.2005.12.050

M3 - Article

AN - SCOPUS:33646741213

VL - 25

SP - 1047

EP - 1063

JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

JF - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

SN - 0278-0070

IS - 6

ER -

Access to Document