Characterization of the performance variation for regular standard cell with process nonidealities

Hongbo Zhang, Yuelin Du, Martin D F Wong, Kai Yuan Chao

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

In IC manufacturing, the performance of standard cells often varies due to process non-idealities. Some research work on 2-D cell characterization shows that the timing variations can be characterized by the timing model. 1,2 However, as regular design rules become necessary in sub-45nm node circuit design, 1-D design has shown its advantages and has drawn intensive research interest. The circuit performance of a 1-D standard cell can be more accurately predicted than that of a 2-D standard cell as it is insensitive to layout context. This paper presents a characterization methodology to predict the delay and power performance of 1-D standard cells. We perform lithography simulation on the poly gate array generated by dense line printing technology, which constructs the poly gates of inverters, and do statistical analysis on the data simulated within the process window. After that, circuit simulation is performed on the printed cell to obtain its delay and power performance, and the delay and power distribution curves are generated, which accurately predict the circuit performance of standard cells. In the end, the benefits of our cell characterization method are analyzed from both design and manufacturing perspectives, which shows great advantages in accurate circuit analysis and yield improving.

Original languageEnglish (US)
Title of host publicationDesign for Manufacturability through Design-Process Integration V
DOIs
StatePublished - May 16 2011
EventDesign for Manufacturability through Design-Process Integration V - San Jose, CA, United States
Duration: Mar 2 2011Mar 3 2011

Publication series

NameProceedings of SPIE - The International Society for Optical Engineering
Volume7974
ISSN (Print)0277-786X

Other

OtherDesign for Manufacturability through Design-Process Integration V
CountryUnited States
CitySan Jose, CA
Period3/2/113/3/11

Fingerprint

Cell
cells
Networks (circuits)
Circuit simulation
Timing
Electric network analysis
manufacturing
Manufacturing
Lithography
time measurement
Lithography Simulation
Printing
Statistical methods
Predict
inverters
Process Window
Circuit Simulation
Design Rules
Power Distribution
Standards

Keywords

  • 1-D patterning
  • Dense line printing
  • Standard cell characterization

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Condensed Matter Physics
  • Computer Science Applications
  • Applied Mathematics
  • Electrical and Electronic Engineering

Cite this

Zhang, H., Du, Y., Wong, M. D. F., & Chao, K. Y. (2011). Characterization of the performance variation for regular standard cell with process nonidealities. In Design for Manufacturability through Design-Process Integration V [79740T] (Proceedings of SPIE - The International Society for Optical Engineering; Vol. 7974). https://doi.org/10.1117/12.879326

Characterization of the performance variation for regular standard cell with process nonidealities. / Zhang, Hongbo; Du, Yuelin; Wong, Martin D F; Chao, Kai Yuan.

Design for Manufacturability through Design-Process Integration V. 2011. 79740T (Proceedings of SPIE - The International Society for Optical Engineering; Vol. 7974).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Zhang, H, Du, Y, Wong, MDF & Chao, KY 2011, Characterization of the performance variation for regular standard cell with process nonidealities. in Design for Manufacturability through Design-Process Integration V., 79740T, Proceedings of SPIE - The International Society for Optical Engineering, vol. 7974, Design for Manufacturability through Design-Process Integration V, San Jose, CA, United States, 3/2/11. https://doi.org/10.1117/12.879326
Zhang H, Du Y, Wong MDF, Chao KY. Characterization of the performance variation for regular standard cell with process nonidealities. In Design for Manufacturability through Design-Process Integration V. 2011. 79740T. (Proceedings of SPIE - The International Society for Optical Engineering). https://doi.org/10.1117/12.879326
Zhang, Hongbo ; Du, Yuelin ; Wong, Martin D F ; Chao, Kai Yuan. / Characterization of the performance variation for regular standard cell with process nonidealities. Design for Manufacturability through Design-Process Integration V. 2011. (Proceedings of SPIE - The International Society for Optical Engineering).
@inproceedings{6bc2b6d3379d4c0e99fb8c04837533c4,
title = "Characterization of the performance variation for regular standard cell with process nonidealities",
abstract = "In IC manufacturing, the performance of standard cells often varies due to process non-idealities. Some research work on 2-D cell characterization shows that the timing variations can be characterized by the timing model. 1,2 However, as regular design rules become necessary in sub-45nm node circuit design, 1-D design has shown its advantages and has drawn intensive research interest. The circuit performance of a 1-D standard cell can be more accurately predicted than that of a 2-D standard cell as it is insensitive to layout context. This paper presents a characterization methodology to predict the delay and power performance of 1-D standard cells. We perform lithography simulation on the poly gate array generated by dense line printing technology, which constructs the poly gates of inverters, and do statistical analysis on the data simulated within the process window. After that, circuit simulation is performed on the printed cell to obtain its delay and power performance, and the delay and power distribution curves are generated, which accurately predict the circuit performance of standard cells. In the end, the benefits of our cell characterization method are analyzed from both design and manufacturing perspectives, which shows great advantages in accurate circuit analysis and yield improving.",
keywords = "1-D patterning, Dense line printing, Standard cell characterization",
author = "Hongbo Zhang and Yuelin Du and Wong, {Martin D F} and Chao, {Kai Yuan}",
year = "2011",
month = "5",
day = "16",
doi = "10.1117/12.879326",
language = "English (US)",
isbn = "9780819485335",
series = "Proceedings of SPIE - The International Society for Optical Engineering",
booktitle = "Design for Manufacturability through Design-Process Integration V",

}

TY - GEN

T1 - Characterization of the performance variation for regular standard cell with process nonidealities

AU - Zhang, Hongbo

AU - Du, Yuelin

AU - Wong, Martin D F

AU - Chao, Kai Yuan

PY - 2011/5/16

Y1 - 2011/5/16

N2 - In IC manufacturing, the performance of standard cells often varies due to process non-idealities. Some research work on 2-D cell characterization shows that the timing variations can be characterized by the timing model. 1,2 However, as regular design rules become necessary in sub-45nm node circuit design, 1-D design has shown its advantages and has drawn intensive research interest. The circuit performance of a 1-D standard cell can be more accurately predicted than that of a 2-D standard cell as it is insensitive to layout context. This paper presents a characterization methodology to predict the delay and power performance of 1-D standard cells. We perform lithography simulation on the poly gate array generated by dense line printing technology, which constructs the poly gates of inverters, and do statistical analysis on the data simulated within the process window. After that, circuit simulation is performed on the printed cell to obtain its delay and power performance, and the delay and power distribution curves are generated, which accurately predict the circuit performance of standard cells. In the end, the benefits of our cell characterization method are analyzed from both design and manufacturing perspectives, which shows great advantages in accurate circuit analysis and yield improving.

AB - In IC manufacturing, the performance of standard cells often varies due to process non-idealities. Some research work on 2-D cell characterization shows that the timing variations can be characterized by the timing model. 1,2 However, as regular design rules become necessary in sub-45nm node circuit design, 1-D design has shown its advantages and has drawn intensive research interest. The circuit performance of a 1-D standard cell can be more accurately predicted than that of a 2-D standard cell as it is insensitive to layout context. This paper presents a characterization methodology to predict the delay and power performance of 1-D standard cells. We perform lithography simulation on the poly gate array generated by dense line printing technology, which constructs the poly gates of inverters, and do statistical analysis on the data simulated within the process window. After that, circuit simulation is performed on the printed cell to obtain its delay and power performance, and the delay and power distribution curves are generated, which accurately predict the circuit performance of standard cells. In the end, the benefits of our cell characterization method are analyzed from both design and manufacturing perspectives, which shows great advantages in accurate circuit analysis and yield improving.

KW - 1-D patterning

KW - Dense line printing

KW - Standard cell characterization

UR - http://www.scopus.com/inward/record.url?scp=79955809670&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79955809670&partnerID=8YFLogxK

U2 - 10.1117/12.879326

DO - 10.1117/12.879326

M3 - Conference contribution

AN - SCOPUS:79955809670

SN - 9780819485335

T3 - Proceedings of SPIE - The International Society for Optical Engineering

BT - Design for Manufacturability through Design-Process Integration V

ER -