Carbon nanotube transistors scaled to a 40-nanometer footprint

Qing Cao, Jerry Tersoff, Damon B. Farmer, Yu Zhu, Shu Jen Han

Research output: Contribution to journalArticle

Abstract

The International Technology Roadmap for Semiconductors challenges the device research community to reduce the transistor footprint containing all components to 40 nanometers within the next decade. We report on a p-channel transistor scaled to such an extremely small dimension. Built on one semiconducting carbon nanotube, it occupies less than half the space of leading silicon technologies, while delivering a significantly higher pitch-normalized current density - above 0.9 milliampere per micrometer at a low supply voltage of 0.5 volts with a subthreshold swing of 85 millivolts per decade. Furthermore, we show transistors with the same small footprint built on actual high-density arrays of such nanotubes that deliver higher current than that of the best-competing silicon devices under the same overdrive, without any normalization. We achieve this using low-resistance end-bonded contacts, a high-purity semiconducting carbon nanotube source, and self-assembly to pack nanotubes into full surface-coverage aligned arrays.

Original languageEnglish (US)
Pages (from-to)1369-1372
Number of pages4
JournalScience
Volume356
Issue number6345
DOIs
StatePublished - Jun 30 2017
Externally publishedYes

Fingerprint

Carbon nanotubes
Transistors
Nanotubes
Silicon
Self assembly
Current density
Semiconductor materials
Electric potential

ASJC Scopus subject areas

  • General

Cite this

Cao, Q., Tersoff, J., Farmer, D. B., Zhu, Y., & Han, S. J. (2017). Carbon nanotube transistors scaled to a 40-nanometer footprint. Science, 356(6345), 1369-1372. https://doi.org/10.1126/science.aan2476

Carbon nanotube transistors scaled to a 40-nanometer footprint. / Cao, Qing; Tersoff, Jerry; Farmer, Damon B.; Zhu, Yu; Han, Shu Jen.

In: Science, Vol. 356, No. 6345, 30.06.2017, p. 1369-1372.

Research output: Contribution to journalArticle

Cao, Q, Tersoff, J, Farmer, DB, Zhu, Y & Han, SJ 2017, 'Carbon nanotube transistors scaled to a 40-nanometer footprint', Science, vol. 356, no. 6345, pp. 1369-1372. https://doi.org/10.1126/science.aan2476
Cao Q, Tersoff J, Farmer DB, Zhu Y, Han SJ. Carbon nanotube transistors scaled to a 40-nanometer footprint. Science. 2017 Jun 30;356(6345):1369-1372. https://doi.org/10.1126/science.aan2476
Cao, Qing ; Tersoff, Jerry ; Farmer, Damon B. ; Zhu, Yu ; Han, Shu Jen. / Carbon nanotube transistors scaled to a 40-nanometer footprint. In: Science. 2017 ; Vol. 356, No. 6345. pp. 1369-1372.
@article{f928ddd13341403c9390febf2c58d5a8,
title = "Carbon nanotube transistors scaled to a 40-nanometer footprint",
abstract = "The International Technology Roadmap for Semiconductors challenges the device research community to reduce the transistor footprint containing all components to 40 nanometers within the next decade. We report on a p-channel transistor scaled to such an extremely small dimension. Built on one semiconducting carbon nanotube, it occupies less than half the space of leading silicon technologies, while delivering a significantly higher pitch-normalized current density - above 0.9 milliampere per micrometer at a low supply voltage of 0.5 volts with a subthreshold swing of 85 millivolts per decade. Furthermore, we show transistors with the same small footprint built on actual high-density arrays of such nanotubes that deliver higher current than that of the best-competing silicon devices under the same overdrive, without any normalization. We achieve this using low-resistance end-bonded contacts, a high-purity semiconducting carbon nanotube source, and self-assembly to pack nanotubes into full surface-coverage aligned arrays.",
author = "Qing Cao and Jerry Tersoff and Farmer, {Damon B.} and Yu Zhu and Han, {Shu Jen}",
year = "2017",
month = "6",
day = "30",
doi = "10.1126/science.aan2476",
language = "English (US)",
volume = "356",
pages = "1369--1372",
journal = "Science",
issn = "0036-8075",
publisher = "American Association for the Advancement of Science",
number = "6345",

}

TY - JOUR

T1 - Carbon nanotube transistors scaled to a 40-nanometer footprint

AU - Cao, Qing

AU - Tersoff, Jerry

AU - Farmer, Damon B.

AU - Zhu, Yu

AU - Han, Shu Jen

PY - 2017/6/30

Y1 - 2017/6/30

N2 - The International Technology Roadmap for Semiconductors challenges the device research community to reduce the transistor footprint containing all components to 40 nanometers within the next decade. We report on a p-channel transistor scaled to such an extremely small dimension. Built on one semiconducting carbon nanotube, it occupies less than half the space of leading silicon technologies, while delivering a significantly higher pitch-normalized current density - above 0.9 milliampere per micrometer at a low supply voltage of 0.5 volts with a subthreshold swing of 85 millivolts per decade. Furthermore, we show transistors with the same small footprint built on actual high-density arrays of such nanotubes that deliver higher current than that of the best-competing silicon devices under the same overdrive, without any normalization. We achieve this using low-resistance end-bonded contacts, a high-purity semiconducting carbon nanotube source, and self-assembly to pack nanotubes into full surface-coverage aligned arrays.

AB - The International Technology Roadmap for Semiconductors challenges the device research community to reduce the transistor footprint containing all components to 40 nanometers within the next decade. We report on a p-channel transistor scaled to such an extremely small dimension. Built on one semiconducting carbon nanotube, it occupies less than half the space of leading silicon technologies, while delivering a significantly higher pitch-normalized current density - above 0.9 milliampere per micrometer at a low supply voltage of 0.5 volts with a subthreshold swing of 85 millivolts per decade. Furthermore, we show transistors with the same small footprint built on actual high-density arrays of such nanotubes that deliver higher current than that of the best-competing silicon devices under the same overdrive, without any normalization. We achieve this using low-resistance end-bonded contacts, a high-purity semiconducting carbon nanotube source, and self-assembly to pack nanotubes into full surface-coverage aligned arrays.

UR - http://www.scopus.com/inward/record.url?scp=85021653817&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85021653817&partnerID=8YFLogxK

U2 - 10.1126/science.aan2476

DO - 10.1126/science.aan2476

M3 - Article

AN - SCOPUS:85021653817

VL - 356

SP - 1369

EP - 1372

JO - Science

JF - Science

SN - 0036-8075

IS - 6345

ER -