Branch recovery with compiler-assisted multiple instruction retry

N. J. Alewine, S. K. Chen, C. C. Li, W. K. Fuchs, W. M. Hwu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

A compiler-assisted approach to implementing multiple instruction retry has recently been developed by C.-C. J Li et al. (1991). They extend compiler-assisted multiple instruction retry to include a broad class of code execution failures. Five benchmarks were used to measure the performance penalty of hazard resolution. Results indicate that the enhanced pure software approach can produce performance penalties consistent with existing hardware techniques. A combined compiler/hardware resolution strategy is also described and was evaluated. Experimental results indicate a lower performance penalty than with either a totally hardware or totally software approach.

Original languageEnglish (US)
Title of host publicationFTCS 1992 - 22nd Annual International Symposium on Fault-Tolerant Computing
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages66-73
Number of pages8
ISBN (Electronic)0818628758, 9780818628757
DOIs
StatePublished - Jan 1 1992
Event22nd Annual International Symposium on Fault-Tolerant Computing, FTCS 1992 - Boston, United States
Duration: Jul 8 1992Jul 10 1992

Publication series

NameFTCS 1992 - 22nd Annual International Symposium on Fault-Tolerant Computing

Conference

Conference22nd Annual International Symposium on Fault-Tolerant Computing, FTCS 1992
CountryUnited States
CityBoston
Period7/8/927/10/92

Fingerprint

Hardware
Recovery
Hazards

ASJC Scopus subject areas

  • Software
  • Safety, Risk, Reliability and Quality
  • Hardware and Architecture

Cite this

Alewine, N. J., Chen, S. K., Li, C. C., Fuchs, W. K., & Hwu, W. M. (1992). Branch recovery with compiler-assisted multiple instruction retry. In FTCS 1992 - 22nd Annual International Symposium on Fault-Tolerant Computing (pp. 66-73). [243614] (FTCS 1992 - 22nd Annual International Symposium on Fault-Tolerant Computing). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/FTCS.1992.243614

Branch recovery with compiler-assisted multiple instruction retry. / Alewine, N. J.; Chen, S. K.; Li, C. C.; Fuchs, W. K.; Hwu, W. M.

FTCS 1992 - 22nd Annual International Symposium on Fault-Tolerant Computing. Institute of Electrical and Electronics Engineers Inc., 1992. p. 66-73 243614 (FTCS 1992 - 22nd Annual International Symposium on Fault-Tolerant Computing).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Alewine, NJ, Chen, SK, Li, CC, Fuchs, WK & Hwu, WM 1992, Branch recovery with compiler-assisted multiple instruction retry. in FTCS 1992 - 22nd Annual International Symposium on Fault-Tolerant Computing., 243614, FTCS 1992 - 22nd Annual International Symposium on Fault-Tolerant Computing, Institute of Electrical and Electronics Engineers Inc., pp. 66-73, 22nd Annual International Symposium on Fault-Tolerant Computing, FTCS 1992, Boston, United States, 7/8/92. https://doi.org/10.1109/FTCS.1992.243614
Alewine NJ, Chen SK, Li CC, Fuchs WK, Hwu WM. Branch recovery with compiler-assisted multiple instruction retry. In FTCS 1992 - 22nd Annual International Symposium on Fault-Tolerant Computing. Institute of Electrical and Electronics Engineers Inc. 1992. p. 66-73. 243614. (FTCS 1992 - 22nd Annual International Symposium on Fault-Tolerant Computing). https://doi.org/10.1109/FTCS.1992.243614
Alewine, N. J. ; Chen, S. K. ; Li, C. C. ; Fuchs, W. K. ; Hwu, W. M. / Branch recovery with compiler-assisted multiple instruction retry. FTCS 1992 - 22nd Annual International Symposium on Fault-Tolerant Computing. Institute of Electrical and Electronics Engineers Inc., 1992. pp. 66-73 (FTCS 1992 - 22nd Annual International Symposium on Fault-Tolerant Computing).
@inproceedings{94bee52a46b344f893fc29a0085c2aaa,
title = "Branch recovery with compiler-assisted multiple instruction retry",
abstract = "A compiler-assisted approach to implementing multiple instruction retry has recently been developed by C.-C. J Li et al. (1991). They extend compiler-assisted multiple instruction retry to include a broad class of code execution failures. Five benchmarks were used to measure the performance penalty of hazard resolution. Results indicate that the enhanced pure software approach can produce performance penalties consistent with existing hardware techniques. A combined compiler/hardware resolution strategy is also described and was evaluated. Experimental results indicate a lower performance penalty than with either a totally hardware or totally software approach.",
author = "Alewine, {N. J.} and Chen, {S. K.} and Li, {C. C.} and Fuchs, {W. K.} and Hwu, {W. M.}",
year = "1992",
month = "1",
day = "1",
doi = "10.1109/FTCS.1992.243614",
language = "English (US)",
series = "FTCS 1992 - 22nd Annual International Symposium on Fault-Tolerant Computing",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "66--73",
booktitle = "FTCS 1992 - 22nd Annual International Symposium on Fault-Tolerant Computing",
address = "United States",

}

TY - GEN

T1 - Branch recovery with compiler-assisted multiple instruction retry

AU - Alewine, N. J.

AU - Chen, S. K.

AU - Li, C. C.

AU - Fuchs, W. K.

AU - Hwu, W. M.

PY - 1992/1/1

Y1 - 1992/1/1

N2 - A compiler-assisted approach to implementing multiple instruction retry has recently been developed by C.-C. J Li et al. (1991). They extend compiler-assisted multiple instruction retry to include a broad class of code execution failures. Five benchmarks were used to measure the performance penalty of hazard resolution. Results indicate that the enhanced pure software approach can produce performance penalties consistent with existing hardware techniques. A combined compiler/hardware resolution strategy is also described and was evaluated. Experimental results indicate a lower performance penalty than with either a totally hardware or totally software approach.

AB - A compiler-assisted approach to implementing multiple instruction retry has recently been developed by C.-C. J Li et al. (1991). They extend compiler-assisted multiple instruction retry to include a broad class of code execution failures. Five benchmarks were used to measure the performance penalty of hazard resolution. Results indicate that the enhanced pure software approach can produce performance penalties consistent with existing hardware techniques. A combined compiler/hardware resolution strategy is also described and was evaluated. Experimental results indicate a lower performance penalty than with either a totally hardware or totally software approach.

UR - http://www.scopus.com/inward/record.url?scp=84987252778&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84987252778&partnerID=8YFLogxK

U2 - 10.1109/FTCS.1992.243614

DO - 10.1109/FTCS.1992.243614

M3 - Conference contribution

AN - SCOPUS:84987252778

T3 - FTCS 1992 - 22nd Annual International Symposium on Fault-Tolerant Computing

SP - 66

EP - 73

BT - FTCS 1992 - 22nd Annual International Symposium on Fault-Tolerant Computing

PB - Institute of Electrical and Electronics Engineers Inc.

ER -