Balancing contention and synchronization on the intel Paragon

Shahid H. Bokhari; David M. Nicol

doi:10.1109/4434.588296

Balancing contention and synchronization on the intel Paragon

Research output: Contribution to journal › Review article › peer-review

Abstract

The authors show how synchronization time, which greatly affects the time taken by a communication step, can be reduced by increasing contention. Their experience indicates that, despite improvements in interprocessor communication hardware, parallel algorithm designers still need to take topology into account to obtain high performance.

Original language	English (US)
Pages (from-to)	74-83
Number of pages	10
Journal	IEEE Concurrency
Volume	5
Issue number	2
DOIs	https://doi.org/10.1109/4434.588296
State	Published - Apr 1997
Externally published	Yes

ASJC Scopus subject areas

Engineering(all)

Online availability

10.1109/4434.588296

Library availability

Discover UIUC Full Text

Cite this

@article{b3c0aa2a013141d2bcd77e18eb0c792f,

title = "Balancing contention and synchronization on the intel Paragon",

abstract = "The authors show how synchronization time, which greatly affects the time taken by a communication step, can be reduced by increasing contention. Their experience indicates that, despite improvements in interprocessor communication hardware, parallel algorithm designers still need to take topology into account to obtain high performance.",

author = "Bokhari, {Shahid H.} and Nicol, {David M.}",

year = "1997",

month = apr,

doi = "10.1109/4434.588296",

language = "English (US)",

volume = "5",

pages = "74--83",

journal = "IEEE Concurrency",

issn = "1092-3063",

publisher = "IEEE Computer Society",

number = "2",

}

TY - JOUR

T1 - Balancing contention and synchronization on the intel Paragon

AU - Bokhari, Shahid H.

AU - Nicol, David M.

PY - 1997/4

Y1 - 1997/4

N2 - The authors show how synchronization time, which greatly affects the time taken by a communication step, can be reduced by increasing contention. Their experience indicates that, despite improvements in interprocessor communication hardware, parallel algorithm designers still need to take topology into account to obtain high performance.

AB - The authors show how synchronization time, which greatly affects the time taken by a communication step, can be reduced by increasing contention. Their experience indicates that, despite improvements in interprocessor communication hardware, parallel algorithm designers still need to take topology into account to obtain high performance.

UR - http://www.scopus.com/inward/record.url?scp=0031119375&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0031119375&partnerID=8YFLogxK

U2 - 10.1109/4434.588296

DO - 10.1109/4434.588296

M3 - Review article

AN - SCOPUS:0031119375

SN - 1092-3063

VL - 5

SP - 74

EP - 83

JO - IEEE Concurrency

JF - IEEE Concurrency

IS - 2

ER -

Balancing contention and synchronization on the intel Paragon

Abstract

ASJC Scopus subject areas

Online availability

Library availability

Related links

Fingerprint

Cite this