Automated Communication and Floorplan-Aware Hardware/Software Co-Design for SoC

Jong Bin Lim, Deming Chen

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

The main objective of modern SoC (System-on-Chip) designs is to achieve high-performance while maintaining low power consumption and resource usage. However, achieving such a goal is a difficult and time-consuming engineering task due to the vast design space of hardware accelerators and HW/SW task partitioning. Depending on the partitioning decision, communication between parts of the SoC must be also optimized such that the overall runtime including both computation and communication would be fast. In this paper, we propose an automated approach to iteratively search for a near-optimal SoC design with minimum latency within the targeted power and resource budget. Our approach consists of the following main components: (1) polyhedral-model-based hardware accelerator design space exploration, (2) modeling of various communication types and integration into LLVM-based integer linear programming for HW/SW task partitioning, (3) fast and efficient search algorithm to extract maximum operating frequency using floorplanner, and (4) back-annotation of extracted information to system level for iterative partitioning. Using FPGA as the target platform, we demonstrate that our approach consistently outperforms the previous state-of-the-art solutions for automated HW/SW co-design by 37.8% on average and up to 75.2% for certain designs.

Original languageEnglish (US)
Title of host publicationProceedings - 2019 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2019
PublisherIEEE Computer Society
Pages128-133
Number of pages6
ISBN (Electronic)9781538670996
DOIs
StatePublished - Jul 2019
Event18th IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2019 - Miami, United States
Duration: Jul 15 2019Jul 17 2019

Publication series

NameProceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI
Volume2019-July
ISSN (Print)2159-3469
ISSN (Electronic)2159-3477

Conference

Conference18th IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2019
CountryUnited States
CityMiami
Period7/15/197/17/19

Fingerprint

Hardware
Communication
Particle accelerators
Optimal systems
Linear programming
System-on-chip
Field programmable gate arrays (FPGA)
Electric power utilization

Keywords

  • Floorplanning
  • HW/SW Partitioning
  • Near-Optimal
  • System-on-Chip (SoC)

ASJC Scopus subject areas

  • Hardware and Architecture
  • Control and Systems Engineering
  • Electrical and Electronic Engineering

Cite this

Lim, J. B., & Chen, D. (2019). Automated Communication and Floorplan-Aware Hardware/Software Co-Design for SoC. In Proceedings - 2019 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2019 (pp. 128-133). [8839408] (Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI; Vol. 2019-July). IEEE Computer Society. https://doi.org/10.1109/ISVLSI.2019.00032

Automated Communication and Floorplan-Aware Hardware/Software Co-Design for SoC. / Lim, Jong Bin; Chen, Deming.

Proceedings - 2019 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2019. IEEE Computer Society, 2019. p. 128-133 8839408 (Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI; Vol. 2019-July).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Lim, JB & Chen, D 2019, Automated Communication and Floorplan-Aware Hardware/Software Co-Design for SoC. in Proceedings - 2019 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2019., 8839408, Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI, vol. 2019-July, IEEE Computer Society, pp. 128-133, 18th IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2019, Miami, United States, 7/15/19. https://doi.org/10.1109/ISVLSI.2019.00032
Lim JB, Chen D. Automated Communication and Floorplan-Aware Hardware/Software Co-Design for SoC. In Proceedings - 2019 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2019. IEEE Computer Society. 2019. p. 128-133. 8839408. (Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI). https://doi.org/10.1109/ISVLSI.2019.00032
Lim, Jong Bin ; Chen, Deming. / Automated Communication and Floorplan-Aware Hardware/Software Co-Design for SoC. Proceedings - 2019 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2019. IEEE Computer Society, 2019. pp. 128-133 (Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI).
@inproceedings{13074bba43ef429685a7886fabe757dc,
title = "Automated Communication and Floorplan-Aware Hardware/Software Co-Design for SoC",
abstract = "The main objective of modern SoC (System-on-Chip) designs is to achieve high-performance while maintaining low power consumption and resource usage. However, achieving such a goal is a difficult and time-consuming engineering task due to the vast design space of hardware accelerators and HW/SW task partitioning. Depending on the partitioning decision, communication between parts of the SoC must be also optimized such that the overall runtime including both computation and communication would be fast. In this paper, we propose an automated approach to iteratively search for a near-optimal SoC design with minimum latency within the targeted power and resource budget. Our approach consists of the following main components: (1) polyhedral-model-based hardware accelerator design space exploration, (2) modeling of various communication types and integration into LLVM-based integer linear programming for HW/SW task partitioning, (3) fast and efficient search algorithm to extract maximum operating frequency using floorplanner, and (4) back-annotation of extracted information to system level for iterative partitioning. Using FPGA as the target platform, we demonstrate that our approach consistently outperforms the previous state-of-the-art solutions for automated HW/SW co-design by 37.8{\%} on average and up to 75.2{\%} for certain designs.",
keywords = "Floorplanning, HW/SW Partitioning, Near-Optimal, System-on-Chip (SoC)",
author = "Lim, {Jong Bin} and Deming Chen",
year = "2019",
month = "7",
doi = "10.1109/ISVLSI.2019.00032",
language = "English (US)",
series = "Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI",
publisher = "IEEE Computer Society",
pages = "128--133",
booktitle = "Proceedings - 2019 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2019",

}

TY - GEN

T1 - Automated Communication and Floorplan-Aware Hardware/Software Co-Design for SoC

AU - Lim, Jong Bin

AU - Chen, Deming

PY - 2019/7

Y1 - 2019/7

N2 - The main objective of modern SoC (System-on-Chip) designs is to achieve high-performance while maintaining low power consumption and resource usage. However, achieving such a goal is a difficult and time-consuming engineering task due to the vast design space of hardware accelerators and HW/SW task partitioning. Depending on the partitioning decision, communication between parts of the SoC must be also optimized such that the overall runtime including both computation and communication would be fast. In this paper, we propose an automated approach to iteratively search for a near-optimal SoC design with minimum latency within the targeted power and resource budget. Our approach consists of the following main components: (1) polyhedral-model-based hardware accelerator design space exploration, (2) modeling of various communication types and integration into LLVM-based integer linear programming for HW/SW task partitioning, (3) fast and efficient search algorithm to extract maximum operating frequency using floorplanner, and (4) back-annotation of extracted information to system level for iterative partitioning. Using FPGA as the target platform, we demonstrate that our approach consistently outperforms the previous state-of-the-art solutions for automated HW/SW co-design by 37.8% on average and up to 75.2% for certain designs.

AB - The main objective of modern SoC (System-on-Chip) designs is to achieve high-performance while maintaining low power consumption and resource usage. However, achieving such a goal is a difficult and time-consuming engineering task due to the vast design space of hardware accelerators and HW/SW task partitioning. Depending on the partitioning decision, communication between parts of the SoC must be also optimized such that the overall runtime including both computation and communication would be fast. In this paper, we propose an automated approach to iteratively search for a near-optimal SoC design with minimum latency within the targeted power and resource budget. Our approach consists of the following main components: (1) polyhedral-model-based hardware accelerator design space exploration, (2) modeling of various communication types and integration into LLVM-based integer linear programming for HW/SW task partitioning, (3) fast and efficient search algorithm to extract maximum operating frequency using floorplanner, and (4) back-annotation of extracted information to system level for iterative partitioning. Using FPGA as the target platform, we demonstrate that our approach consistently outperforms the previous state-of-the-art solutions for automated HW/SW co-design by 37.8% on average and up to 75.2% for certain designs.

KW - Floorplanning

KW - HW/SW Partitioning

KW - Near-Optimal

KW - System-on-Chip (SoC)

UR - http://www.scopus.com/inward/record.url?scp=85072970615&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85072970615&partnerID=8YFLogxK

U2 - 10.1109/ISVLSI.2019.00032

DO - 10.1109/ISVLSI.2019.00032

M3 - Conference contribution

AN - SCOPUS:85072970615

T3 - Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI

SP - 128

EP - 133

BT - Proceedings - 2019 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2019

PB - IEEE Computer Society

ER -