Architecture and control of a high energy density buffer for power pulsation decoupling in grid-interfaced applications

Shibin Qin, Yutian Lei, Christopher Barth, Wen Chuen Liu, Robert Carl Nikolai Pilawa Podgurski

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

In this paper we propose a series-stacked partial power processing architecture and the associated control scheme for double-line-frequency power pulsation decoupling in single phase inverter/rectifier applications. The proposed architecture exploits series stacking of the energy storage capacitors and a buffer converter across the DC bus such that the buffer converter only experiences low voltage stress and processes only a fraction of the total buffer power, while still maintaining a close to ripple free DC bus voltage. Such arrangement results in improved efficiency and higher energy density compared to conventional active decoupling solutions. A control scheme is proposed to exploit the small remaining bus ripple to compensate the power loss in the buffer converter and balance the power cycle of the architecture. A 2 kW hardware prototype has been built to demonstrate the benefit of the proposed solution. The hardware prototype achieves significant volume reduction compared to the conventional passive decoupling solution. An energy density of 611 W/in3 (by component volume) for the hardware prototype and an efficiency above 97.9% across a wide range of power and voltage levels has been experimentally verified.

Original languageEnglish (US)
Title of host publication2015 IEEE 16th Workshop on Control and Modeling for Power Electronics, COMPEL 2015
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781467368476
DOIs
StatePublished - Sep 1 2015
Event16th IEEE Workshop on Control and Modeling for Power Electronics, COMPEL 2015 - Vancouver, Canada
Duration: Jul 12 2015Jul 15 2015

Publication series

Name2015 IEEE 16th Workshop on Control and Modeling for Power Electronics, COMPEL 2015

Other

Other16th IEEE Workshop on Control and Modeling for Power Electronics, COMPEL 2015
Country/TerritoryCanada
CityVancouver
Period7/12/157/15/15

ASJC Scopus subject areas

  • Energy Engineering and Power Technology
  • Control and Systems Engineering
  • Modeling and Simulation

Fingerprint

Dive into the research topics of 'Architecture and control of a high energy density buffer for power pulsation decoupling in grid-interfaced applications'. Together they form a unique fingerprint.

Cite this