Application of high pressure deuterium annealing for improving the hot carrier reliability of CMOS transistors

Lee Jinju, Kangguo Cheng, Zhi Chen, Karl Hess, Joseph W Lyding, Kim Young-Kwang, Lee Seung, Kim Young-Wug, Suh Kwang-Pyuk

Research output: Contribution to journalArticle

Abstract

We present the effect of high pressure deuterium annealing on hot carrier reliability improvements of CMOS transistors. High pressure annealing increases the rate of deuterium incorporation at the SiO 2 /Si interface. We have achieved a significant lifetime improvement (90 ×) from fully processed wafers (four metal layers) with nitride sidewall spacers and SiON cap layers. The improvement was determined by comparing to wafers that were annealed in a conventional hydrogen forming gas anneal. The annealing time to achieve the same level of improvement is also significantly reduced. The increased incorporation of D at high pressure was confirmed by the secondary ion mass spectrometry characterization.

Original languageEnglish (US)
Pages (from-to)221-223
Number of pages3
JournalIEEE Electron Device Letters
Volume21
Issue number5
DOIs
StatePublished - May 1 2000

Fingerprint

Hot carriers
Deuterium
Transistors
Annealing
Secondary ion mass spectrometry
Nitrides
Hydrogen
Gases
Metals

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

Application of high pressure deuterium annealing for improving the hot carrier reliability of CMOS transistors. / Jinju, Lee; Cheng, Kangguo; Chen, Zhi; Hess, Karl; Lyding, Joseph W; Young-Kwang, Kim; Seung, Lee; Young-Wug, Kim; Kwang-Pyuk, Suh.

In: IEEE Electron Device Letters, Vol. 21, No. 5, 01.05.2000, p. 221-223.

Research output: Contribution to journalArticle

Jinju, L, Cheng, K, Chen, Z, Hess, K, Lyding, JW, Young-Kwang, K, Seung, L, Young-Wug, K & Kwang-Pyuk, S 2000, 'Application of high pressure deuterium annealing for improving the hot carrier reliability of CMOS transistors', IEEE Electron Device Letters, vol. 21, no. 5, pp. 221-223. https://doi.org/10.1109/55.841302
Jinju, Lee ; Cheng, Kangguo ; Chen, Zhi ; Hess, Karl ; Lyding, Joseph W ; Young-Kwang, Kim ; Seung, Lee ; Young-Wug, Kim ; Kwang-Pyuk, Suh. / Application of high pressure deuterium annealing for improving the hot carrier reliability of CMOS transistors. In: IEEE Electron Device Letters. 2000 ; Vol. 21, No. 5. pp. 221-223.
@article{4ae3fe12ccf244d6b96f40b05e137100,
title = "Application of high pressure deuterium annealing for improving the hot carrier reliability of CMOS transistors",
abstract = "We present the effect of high pressure deuterium annealing on hot carrier reliability improvements of CMOS transistors. High pressure annealing increases the rate of deuterium incorporation at the SiO 2 /Si interface. We have achieved a significant lifetime improvement (90 ×) from fully processed wafers (four metal layers) with nitride sidewall spacers and SiON cap layers. The improvement was determined by comparing to wafers that were annealed in a conventional hydrogen forming gas anneal. The annealing time to achieve the same level of improvement is also significantly reduced. The increased incorporation of D at high pressure was confirmed by the secondary ion mass spectrometry characterization.",
author = "Lee Jinju and Kangguo Cheng and Zhi Chen and Karl Hess and Lyding, {Joseph W} and Kim Young-Kwang and Lee Seung and Kim Young-Wug and Suh Kwang-Pyuk",
year = "2000",
month = "5",
day = "1",
doi = "10.1109/55.841302",
language = "English (US)",
volume = "21",
pages = "221--223",
journal = "IEEE Electron Device Letters",
issn = "0741-3106",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "5",

}

TY - JOUR

T1 - Application of high pressure deuterium annealing for improving the hot carrier reliability of CMOS transistors

AU - Jinju, Lee

AU - Cheng, Kangguo

AU - Chen, Zhi

AU - Hess, Karl

AU - Lyding, Joseph W

AU - Young-Kwang, Kim

AU - Seung, Lee

AU - Young-Wug, Kim

AU - Kwang-Pyuk, Suh

PY - 2000/5/1

Y1 - 2000/5/1

N2 - We present the effect of high pressure deuterium annealing on hot carrier reliability improvements of CMOS transistors. High pressure annealing increases the rate of deuterium incorporation at the SiO 2 /Si interface. We have achieved a significant lifetime improvement (90 ×) from fully processed wafers (four metal layers) with nitride sidewall spacers and SiON cap layers. The improvement was determined by comparing to wafers that were annealed in a conventional hydrogen forming gas anneal. The annealing time to achieve the same level of improvement is also significantly reduced. The increased incorporation of D at high pressure was confirmed by the secondary ion mass spectrometry characterization.

AB - We present the effect of high pressure deuterium annealing on hot carrier reliability improvements of CMOS transistors. High pressure annealing increases the rate of deuterium incorporation at the SiO 2 /Si interface. We have achieved a significant lifetime improvement (90 ×) from fully processed wafers (four metal layers) with nitride sidewall spacers and SiON cap layers. The improvement was determined by comparing to wafers that were annealed in a conventional hydrogen forming gas anneal. The annealing time to achieve the same level of improvement is also significantly reduced. The increased incorporation of D at high pressure was confirmed by the secondary ion mass spectrometry characterization.

UR - http://www.scopus.com/inward/record.url?scp=0343353848&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0343353848&partnerID=8YFLogxK

U2 - 10.1109/55.841302

DO - 10.1109/55.841302

M3 - Article

AN - SCOPUS:0343353848

VL - 21

SP - 221

EP - 223

JO - IEEE Electron Device Letters

JF - IEEE Electron Device Letters

SN - 0741-3106

IS - 5

ER -