Analysis of system reliability for cache coherence scheme in multi-processor

Sizhao Li, Shan Lin, Deming Chen, W. Eric Wong, Donghui Guo

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

In this paper, a cache coherence scheme in multi-processor is introduced. There is a specific model in each kind of software, cache coherence can be solved in AHB bus by these models. First, we use dynamic address mapping policy to realize data cache. Second, according to the randomness of application environment that set up shared cache adaptive configuration and management mechanism in the finite state machine timing sequence model of each kind of software, to ensure the system reliability. In order to support multi-tasking and multi-user operator system - Linux, the multi-processor must use shared memory technology, so this paper also introduced the memory management unit, and base on these, it focuses on how multi-processor and the AHB bus cooperate to ensure cache coherence of the whole system. We can use software execution model and hardware design to achieve instruction or data coherence between each cache and main memory.

Original languageEnglish (US)
Title of host publicationProceedings - 8th International Conference on Software Security and Reliability - Companion, SERE-C 2014
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages247-251
Number of pages5
ISBN (Electronic)9781479958436
DOIs
StatePublished - Sep 17 2014
Event8th International Conference on Software Security and Reliability - Companion, SERE-C 2014 - San Francisco, United States
Duration: Jun 30 2014Jul 2 2014

Publication series

NameProceedings - 8th International Conference on Software Security and Reliability - Companion, SERE-C 2014

Other

Other8th International Conference on Software Security and Reliability - Companion, SERE-C 2014
CountryUnited States
CitySan Francisco
Period6/30/147/2/14

Keywords

  • cache coherence
  • memory management
  • multi-processors
  • system failure
  • system reliability

ASJC Scopus subject areas

  • Artificial Intelligence
  • Safety, Risk, Reliability and Quality

Fingerprint Dive into the research topics of 'Analysis of system reliability for cache coherence scheme in multi-processor'. Together they form a unique fingerprint.

Cite this