TY - GEN
T1 - An MLSE receiver for electronic-dispersion compensation of OC-192 fiber links
AU - Bae, Hyeon Min
AU - Ashbrook, Jonathan
AU - Park, Jinki
AU - Shanbhag, Naresh
AU - Singer, Andrew
AU - Chopra, Sanjiv
PY - 2006
Y1 - 2006
N2 - A 9.953 to 12.5Gb/s MLSE receiver consisting of an AFE IC in a 0.18μm 3.3V ft=75GHz, and a digital IC in a 0.13μm 1.2V CMOS is presented. The AFEIC features a 7.5GHz 40dB VGA, a 4b 12.5GS/S ADC, a dispersion-tolerant clock-recovery unit, and a 1:8 DEMUX. The digital IC implements an 8-parallel, delayed recursion MLSE architecture and a non-linear channel estimator. The 4.5W receiver meets the SONET jitter specifications with 2200ps/nm of dispersion at BER=10-4.
AB - A 9.953 to 12.5Gb/s MLSE receiver consisting of an AFE IC in a 0.18μm 3.3V ft=75GHz, and a digital IC in a 0.13μm 1.2V CMOS is presented. The AFEIC features a 7.5GHz 40dB VGA, a 4b 12.5GS/S ADC, a dispersion-tolerant clock-recovery unit, and a 1:8 DEMUX. The digital IC implements an 8-parallel, delayed recursion MLSE architecture and a non-linear channel estimator. The 4.5W receiver meets the SONET jitter specifications with 2200ps/nm of dispersion at BER=10-4.
UR - http://www.scopus.com/inward/record.url?scp=39749144724&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=39749144724&partnerID=8YFLogxK
M3 - Conference contribution
AN - SCOPUS:39749144724
SN - 1424400791
SN - 9781424400799
T3 - Digest of Technical Papers - IEEE International Solid-State Circuits Conference
SP - 234+231
BT - 2006 IEEE International Solid-State Circuits Conference, ISSCC - Digest of Technical Papers
T2 - 2006 IEEE International Solid-State Circuits Conference, ISSCC
Y2 - 6 February 2006 through 9 February 2006
ER -