TY - GEN
T1 - An escape routing framework for dense boards with high-speed design constraints
AU - Ozdal, Muhammet Mustafa
AU - Wong, Martin D.F.
AU - Honsinger, Philip S.
PY - 2005
Y1 - 2005
N2 - Shrinking transistor sizes, increasing circuit complexities, and high clock frequencies bring new board routing challenges that cannot be handled effectively by traditional routing algorithms. Many high-end designs in the industry today require manual routing efforts, which increases the design cycle times considerably. In this paper, we propose an escape routing algorithm to route nets within multiple dense components simultaneously so that the number of crossings in the intermediate area is minimized. We also show how to handle high-speed design constraints within the framework of this algorithm. Experimental comparisons with a recently proposed algorithm [10] show that our algorithm reduces the via requirements of industrial test cases on average by 39%.
AB - Shrinking transistor sizes, increasing circuit complexities, and high clock frequencies bring new board routing challenges that cannot be handled effectively by traditional routing algorithms. Many high-end designs in the industry today require manual routing efforts, which increases the design cycle times considerably. In this paper, we propose an escape routing algorithm to route nets within multiple dense components simultaneously so that the number of crossings in the intermediate area is minimized. We also show how to handle high-speed design constraints within the framework of this algorithm. Experimental comparisons with a recently proposed algorithm [10] show that our algorithm reduces the via requirements of industrial test cases on average by 39%.
UR - http://www.scopus.com/inward/record.url?scp=33751402624&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=33751402624&partnerID=8YFLogxK
U2 - 10.1109/ICCAD.2005.1560166
DO - 10.1109/ICCAD.2005.1560166
M3 - Conference contribution
AN - SCOPUS:33751402624
SN - 078039254X
SN - 9780780392540
T3 - IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD
SP - 759
EP - 766
BT - Proceedings of theICCAD-2005
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - ICCAD-2005: IEEE/ACM International Conference on Computer-Aided Design, 2005
Y2 - 6 November 2005 through 10 November 2005
ER -