An energy-efficient classifier via boosted spin channel networks

Ameya D. Patil, Sasikanth Manipatruni, Dmitri Nikonov, Ian A. Young, Naresh R Shanbhag

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

With diminishing energy and delay benefits via CMOS scaling, there is much interest in exploring the use of alternative state variables such as electronic spin. Multiple research efforts are underway exploring both Boolean and non-Boolean design space using spin devices in order to make their energy and delay benefits competitive to CMOS. In this paper, we propose spin channel networks (SCNs) - spin-based circuits that exploit exponential decay of spin current to efficiently realize multi-bit dot product computation. We show that proposed SCNs can be employed with adaptive boosting (AdaBoost) learning algorithm to efficiently realize a binary classifier for breast cancer detection. The proposed SCN implementation achieves 112× and 14× lower energy per decision compared to the conventional all spin logic (ASL) and 20 nm CMOS designs, respectively, for identical decision throughput.

Original languageEnglish (US)
Title of host publication2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Proceedings
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781728103976
DOIs
StatePublished - Jan 1 2019
Event2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Sapporo, Japan
Duration: May 26 2019May 29 2019

Publication series

NameProceedings - IEEE International Symposium on Circuits and Systems
Volume2019-May
ISSN (Print)0271-4310

Conference

Conference2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019
CountryJapan
CitySapporo
Period5/26/195/29/19

Fingerprint

Classifiers
Adaptive boosting
Learning algorithms
Throughput
Networks (circuits)

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Patil, A. D., Manipatruni, S., Nikonov, D., Young, I. A., & Shanbhag, N. R. (2019). An energy-efficient classifier via boosted spin channel networks. In 2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Proceedings [8702648] (Proceedings - IEEE International Symposium on Circuits and Systems; Vol. 2019-May). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISCAS.2019.8702648

An energy-efficient classifier via boosted spin channel networks. / Patil, Ameya D.; Manipatruni, Sasikanth; Nikonov, Dmitri; Young, Ian A.; Shanbhag, Naresh R.

2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Proceedings. Institute of Electrical and Electronics Engineers Inc., 2019. 8702648 (Proceedings - IEEE International Symposium on Circuits and Systems; Vol. 2019-May).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Patil, AD, Manipatruni, S, Nikonov, D, Young, IA & Shanbhag, NR 2019, An energy-efficient classifier via boosted spin channel networks. in 2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Proceedings., 8702648, Proceedings - IEEE International Symposium on Circuits and Systems, vol. 2019-May, Institute of Electrical and Electronics Engineers Inc., 2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019, Sapporo, Japan, 5/26/19. https://doi.org/10.1109/ISCAS.2019.8702648
Patil AD, Manipatruni S, Nikonov D, Young IA, Shanbhag NR. An energy-efficient classifier via boosted spin channel networks. In 2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Proceedings. Institute of Electrical and Electronics Engineers Inc. 2019. 8702648. (Proceedings - IEEE International Symposium on Circuits and Systems). https://doi.org/10.1109/ISCAS.2019.8702648
Patil, Ameya D. ; Manipatruni, Sasikanth ; Nikonov, Dmitri ; Young, Ian A. ; Shanbhag, Naresh R. / An energy-efficient classifier via boosted spin channel networks. 2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Proceedings. Institute of Electrical and Electronics Engineers Inc., 2019. (Proceedings - IEEE International Symposium on Circuits and Systems).
@inproceedings{42e468fb6c6d4bb2ade558916f4073e6,
title = "An energy-efficient classifier via boosted spin channel networks",
abstract = "With diminishing energy and delay benefits via CMOS scaling, there is much interest in exploring the use of alternative state variables such as electronic spin. Multiple research efforts are underway exploring both Boolean and non-Boolean design space using spin devices in order to make their energy and delay benefits competitive to CMOS. In this paper, we propose spin channel networks (SCNs) - spin-based circuits that exploit exponential decay of spin current to efficiently realize multi-bit dot product computation. We show that proposed SCNs can be employed with adaptive boosting (AdaBoost) learning algorithm to efficiently realize a binary classifier for breast cancer detection. The proposed SCN implementation achieves 112× and 14× lower energy per decision compared to the conventional all spin logic (ASL) and 20 nm CMOS designs, respectively, for identical decision throughput.",
author = "Patil, {Ameya D.} and Sasikanth Manipatruni and Dmitri Nikonov and Young, {Ian A.} and Shanbhag, {Naresh R}",
year = "2019",
month = "1",
day = "1",
doi = "10.1109/ISCAS.2019.8702648",
language = "English (US)",
series = "Proceedings - IEEE International Symposium on Circuits and Systems",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
booktitle = "2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Proceedings",
address = "United States",

}

TY - GEN

T1 - An energy-efficient classifier via boosted spin channel networks

AU - Patil, Ameya D.

AU - Manipatruni, Sasikanth

AU - Nikonov, Dmitri

AU - Young, Ian A.

AU - Shanbhag, Naresh R

PY - 2019/1/1

Y1 - 2019/1/1

N2 - With diminishing energy and delay benefits via CMOS scaling, there is much interest in exploring the use of alternative state variables such as electronic spin. Multiple research efforts are underway exploring both Boolean and non-Boolean design space using spin devices in order to make their energy and delay benefits competitive to CMOS. In this paper, we propose spin channel networks (SCNs) - spin-based circuits that exploit exponential decay of spin current to efficiently realize multi-bit dot product computation. We show that proposed SCNs can be employed with adaptive boosting (AdaBoost) learning algorithm to efficiently realize a binary classifier for breast cancer detection. The proposed SCN implementation achieves 112× and 14× lower energy per decision compared to the conventional all spin logic (ASL) and 20 nm CMOS designs, respectively, for identical decision throughput.

AB - With diminishing energy and delay benefits via CMOS scaling, there is much interest in exploring the use of alternative state variables such as electronic spin. Multiple research efforts are underway exploring both Boolean and non-Boolean design space using spin devices in order to make their energy and delay benefits competitive to CMOS. In this paper, we propose spin channel networks (SCNs) - spin-based circuits that exploit exponential decay of spin current to efficiently realize multi-bit dot product computation. We show that proposed SCNs can be employed with adaptive boosting (AdaBoost) learning algorithm to efficiently realize a binary classifier for breast cancer detection. The proposed SCN implementation achieves 112× and 14× lower energy per decision compared to the conventional all spin logic (ASL) and 20 nm CMOS designs, respectively, for identical decision throughput.

UR - http://www.scopus.com/inward/record.url?scp=85066784850&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85066784850&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2019.8702648

DO - 10.1109/ISCAS.2019.8702648

M3 - Conference contribution

T3 - Proceedings - IEEE International Symposium on Circuits and Systems

BT - 2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Proceedings

PB - Institute of Electrical and Electronics Engineers Inc.

ER -