An architecture framework for introducing predicated execution into embedded microprocessors

Daniel A. Connors, Jean Michel Puiatti, David I. August, Kevin M. Crozier, Wen Mei W. Hwu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Growing demand for high performance in embedded systems is creating new opportunities for Instruction-Level Parallelism (ILP) techniques that are traditionally used in high performance systems. Predicated execution, an important ILP technique, can be used to improve branch handling, reduce frequently mispredicted branches, and expose multiple execution paths to hardware resources. However, there is a major tradeoff in the design of the instruction set, the addition of a predicate operand for all instructions. We propose a new architecture framework for introducing predicated execution to embedded designs. Experimental results show a 10% performance improvement and a code reduction of 25% over a traditionally predicated architecture.

Original languageEnglish (US)
Title of host publicationEuro-Par 1999 - Parallel Processing
Subtitle of host publication5th International Conference, Proceedings
Pages1301-1311
Number of pages11
StatePublished - Dec 1 1999
Event5th International Conference on Parallel Processing, Euro-Par 1999 - Toulouse, France
Duration: Aug 31 1999Sep 3 1999

Publication series

NameLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume1685 LNCS
ISSN (Print)0302-9743
ISSN (Electronic)1611-3349

Other

Other5th International Conference on Parallel Processing, Euro-Par 1999
CountryFrance
CityToulouse
Period8/31/999/3/99

Fingerprint

Instruction Level Parallelism
Microprocessor
Microprocessor chips
Branch
High Performance
Embedded systems
Embedded Systems
Predicate
Trade-offs
Hardware
Path
Resources
Experimental Results
Design
Framework
Architecture
Demand

ASJC Scopus subject areas

  • Theoretical Computer Science
  • Computer Science(all)

Cite this

Connors, D. A., Puiatti, J. M., August, D. I., Crozier, K. M., & Hwu, W. M. W. (1999). An architecture framework for introducing predicated execution into embedded microprocessors. In Euro-Par 1999 - Parallel Processing: 5th International Conference, Proceedings (pp. 1301-1311). (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 1685 LNCS).

An architecture framework for introducing predicated execution into embedded microprocessors. / Connors, Daniel A.; Puiatti, Jean Michel; August, David I.; Crozier, Kevin M.; Hwu, Wen Mei W.

Euro-Par 1999 - Parallel Processing: 5th International Conference, Proceedings. 1999. p. 1301-1311 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 1685 LNCS).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Connors, DA, Puiatti, JM, August, DI, Crozier, KM & Hwu, WMW 1999, An architecture framework for introducing predicated execution into embedded microprocessors. in Euro-Par 1999 - Parallel Processing: 5th International Conference, Proceedings. Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), vol. 1685 LNCS, pp. 1301-1311, 5th International Conference on Parallel Processing, Euro-Par 1999, Toulouse, France, 8/31/99.
Connors DA, Puiatti JM, August DI, Crozier KM, Hwu WMW. An architecture framework for introducing predicated execution into embedded microprocessors. In Euro-Par 1999 - Parallel Processing: 5th International Conference, Proceedings. 1999. p. 1301-1311. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)).
Connors, Daniel A. ; Puiatti, Jean Michel ; August, David I. ; Crozier, Kevin M. ; Hwu, Wen Mei W. / An architecture framework for introducing predicated execution into embedded microprocessors. Euro-Par 1999 - Parallel Processing: 5th International Conference, Proceedings. 1999. pp. 1301-1311 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)).
@inproceedings{f10e5d46a5704a3d84c2b1bd340aee16,
title = "An architecture framework for introducing predicated execution into embedded microprocessors",
abstract = "Growing demand for high performance in embedded systems is creating new opportunities for Instruction-Level Parallelism (ILP) techniques that are traditionally used in high performance systems. Predicated execution, an important ILP technique, can be used to improve branch handling, reduce frequently mispredicted branches, and expose multiple execution paths to hardware resources. However, there is a major tradeoff in the design of the instruction set, the addition of a predicate operand for all instructions. We propose a new architecture framework for introducing predicated execution to embedded designs. Experimental results show a 10{\%} performance improvement and a code reduction of 25{\%} over a traditionally predicated architecture.",
author = "Connors, {Daniel A.} and Puiatti, {Jean Michel} and August, {David I.} and Crozier, {Kevin M.} and Hwu, {Wen Mei W.}",
year = "1999",
month = "12",
day = "1",
language = "English (US)",
isbn = "3540664432",
series = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",
pages = "1301--1311",
booktitle = "Euro-Par 1999 - Parallel Processing",

}

TY - GEN

T1 - An architecture framework for introducing predicated execution into embedded microprocessors

AU - Connors, Daniel A.

AU - Puiatti, Jean Michel

AU - August, David I.

AU - Crozier, Kevin M.

AU - Hwu, Wen Mei W.

PY - 1999/12/1

Y1 - 1999/12/1

N2 - Growing demand for high performance in embedded systems is creating new opportunities for Instruction-Level Parallelism (ILP) techniques that are traditionally used in high performance systems. Predicated execution, an important ILP technique, can be used to improve branch handling, reduce frequently mispredicted branches, and expose multiple execution paths to hardware resources. However, there is a major tradeoff in the design of the instruction set, the addition of a predicate operand for all instructions. We propose a new architecture framework for introducing predicated execution to embedded designs. Experimental results show a 10% performance improvement and a code reduction of 25% over a traditionally predicated architecture.

AB - Growing demand for high performance in embedded systems is creating new opportunities for Instruction-Level Parallelism (ILP) techniques that are traditionally used in high performance systems. Predicated execution, an important ILP technique, can be used to improve branch handling, reduce frequently mispredicted branches, and expose multiple execution paths to hardware resources. However, there is a major tradeoff in the design of the instruction set, the addition of a predicate operand for all instructions. We propose a new architecture framework for introducing predicated execution to embedded designs. Experimental results show a 10% performance improvement and a code reduction of 25% over a traditionally predicated architecture.

UR - http://www.scopus.com/inward/record.url?scp=84878637073&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84878637073&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:84878637073

SN - 3540664432

SN - 9783540664437

T3 - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

SP - 1301

EP - 1311

BT - Euro-Par 1999 - Parallel Processing

ER -