An Analyzable Inter-core Communication Framework for High-Performance Multicore Embedded Systems

Rohan Tabish, Jen Yang Wen, Rodolfo Pellizzoni, Renato Mancuso, Heechul Yun, Marco Caccamo, Lui Raymond Sha

Research output: Contribution to journalArticlepeer-review


Multicore processors provide great average-case performance. However, the use of multicore processors for safety-critical applications can lead to catastrophic consequences because of contention on shared resources. The problem has been well-studied in literature, and solutions such as partitioning of shared resources have been proposed. Strict partitioning of memory resources among cores, however, does not allow intercore communication. This paper proposes a Communication Core Model (CCM) that implements the inter-core communication by bounding the amount of intercore interference in a partitioned multicore system. A system-level perspective of how to realize such CCM along with the implementation details is provided. A formula to derive the WCET of the tasks using CCM is provided. We compare our proposed CCM with Contention-based Communication (CBC), where no private banking is enforced for any core. The analytical approach results using San Diego Vision Benchmark Suite (SD-VBS) for two models indicate that the CCM shows an improvement of up to 65 percent compared to the CBC. Moreover, our experimental results indicate that the measured WCET using SD-VBS is within the bounds calculated using the proposed analysis.

Original languageEnglish (US)
Article number102178
JournalJournal of Systems Architecture
StatePublished - Sep 2021


  • Communication
  • Embedded systems
  • Heterogeneous systems
  • High-performance computing
  • Inter-core
  • Multicore

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture


Dive into the research topics of 'An Analyzable Inter-core Communication Framework for High-Performance Multicore Embedded Systems'. Together they form a unique fingerprint.

Cite this