An 11mW 100MHz 16X-OSR 64dB-SNDR hybrid CT/DT ΔΣ ADC with relaxed DEM timing

Sunwoo Kwon, Pavan Kumar Hanumolu, Sang Ho Kim, Sung No Lee, Seung Bin You, Ho Jin Park, Jae Whui Kim, Un Ku Moon

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

A multi-bit third-order hybrid ΔΣ ADC is presented. The ADC obviates the need for dynamic element matching (DEM) in the critical feedback path, eliminating the systematic boundary of high clock frequency. This implementation incorporates continuous-time integrators in the first two stages to reduced power consumption, and a discrete-time integrator in the last stage to mitigate excess loop delay and quantizer sampling timing problem. The duty-cycle based Switched-R-MOSFET-C (SRMC) tuning employed in the design also helps to absorb finite opamp bandwidth/delay as well as frequency scalability. The proposed ΔΣ ADC is capable of converting up to +2 dBFS input without pole optimization. The 65nm CMOS implementation achieves 68 dB DR, 65 dB SNR, 64 dB SNDR, and 84 dB SFDR, while consuming 11 mW at 100 MHz clock and 16X OSR.

Original languageEnglish (US)
Title of host publication2009 IEEE Custom Integrated Circuits Conference, CICC '09
Pages171-174
Number of pages4
DOIs
StatePublished - 2009
Event2009 IEEE Custom Integrated Circuits Conference, CICC '09 - San Jose, CA, United States
Duration: Sep 13 2009Sep 16 2009

Publication series

NameProceedings of the Custom Integrated Circuits Conference
ISSN (Print)0886-5930

Other

Other2009 IEEE Custom Integrated Circuits Conference, CICC '09
CountryUnited States
CitySan Jose, CA
Period9/13/099/16/09

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'An 11mW 100MHz 16X-OSR 64dB-SNDR hybrid CT/DT ΔΣ ADC with relaxed DEM timing'. Together they form a unique fingerprint.

  • Cite this

    Kwon, S., Hanumolu, P. K., Kim, S. H., Lee, S. N., You, S. B., Park, H. J., Kim, J. W., & Moon, U. K. (2009). An 11mW 100MHz 16X-OSR 64dB-SNDR hybrid CT/DT ΔΣ ADC with relaxed DEM timing. In 2009 IEEE Custom Integrated Circuits Conference, CICC '09 (pp. 171-174). [5280871] (Proceedings of the Custom Integrated Circuits Conference). https://doi.org/10.1109/CICC.2009.5280871