Algorithms for CPU and DRAM DVFS under inefficiency constraints

Rizwana Begum, Mark Hempstead, Guru Prasad Srinivasa, Geoffrey Challen

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Dynamic voltage and frequency scaling (DVFS) of both the core and DRAM provides opportunities to trade-off performance in order to save energy. Previous approaches to core and DRAM power management using DVFS used performance, specifically acceptable performance loss, as a constraint. We present energy management algorithms that coordinate core and DRAM frequency scaling under a specified energy budget. Approaches that work under performance constraints, as we will show, are not directly applicable to systems operating under energy constraints, as it is difficult to calculate the correct performance bounds in real-time to stay under an energy budget. Setting arbitrary energy budgets for a diverse set of applications can be harmful to application performance. We use the previously introduced concept of Inefficiency - the additional amount of energy above the minimum required energy that can be used to improve performance - to provide a dynamic energy constraint to our system. We introduce new power management algorithms that search the power and performance space to find the best performing point under this constraint. We demonstrate the efficacy of our algorithms using CPU DVFS and DRAM frequency scaling. We show that our algorithms have 24% lower tuning cost and save up to 5% energy with a little performance loss compared to a state-of-the-art performance constrained system.

Original languageEnglish (US)
Title of host publicationProceedings of the 34th IEEE International Conference on Computer Design, ICCD 2016
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages161-168
Number of pages8
ISBN (Electronic)9781509051427
DOIs
StatePublished - Nov 22 2016
Externally publishedYes
Event34th IEEE International Conference on Computer Design, ICCD 2016 - Scottsdale, United States
Duration: Oct 2 2016Oct 5 2016

Publication series

NameProceedings of the 34th IEEE International Conference on Computer Design, ICCD 2016

Other

Other34th IEEE International Conference on Computer Design, ICCD 2016
Country/TerritoryUnited States
CityScottsdale
Period10/2/1610/5/16

ASJC Scopus subject areas

  • Hardware and Architecture

Fingerprint

Dive into the research topics of 'Algorithms for CPU and DRAM DVFS under inefficiency constraints'. Together they form a unique fingerprint.

Cite this