ACACIA: the CMU analog design system

L. R. Carley, D. Garrod, R. Harjani, J. Kelly, T. Lim, E. Ochotta, R. A. Rutenbar

Research output: Contribution to journalConference article

Abstract

A framework that automates the design of common analog integrated circuit modules has been developed. The framework, ACACIA, consists of three tools: OASYS, which transforms module specifications into sized schematics; ANAGRAM, which transforms sized schematics into mask geometry; and a graphics interface that facilitates automatic exploration of tradeoffs between design specifications by providing 3-D display of attainable performance surfaces.

Original languageEnglish (US)
Pages (from-to)4.3/1-5
JournalProceedings of the Custom Integrated Circuits Conference
StatePublished - May 1 1989
EventProceedings of the IEEE 1989 Custom Integrated Circuits Conference - San Diego, CA, SA
Duration: May 15 1989May 18 1989

Fingerprint

Schematic diagrams
Specifications
Masks
Display devices
Geometry
Analog integrated circuits

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Carley, L. R., Garrod, D., Harjani, R., Kelly, J., Lim, T., Ochotta, E., & Rutenbar, R. A. (1989). ACACIA: the CMU analog design system. Proceedings of the Custom Integrated Circuits Conference, 4.3/1-5.

ACACIA : the CMU analog design system. / Carley, L. R.; Garrod, D.; Harjani, R.; Kelly, J.; Lim, T.; Ochotta, E.; Rutenbar, R. A.

In: Proceedings of the Custom Integrated Circuits Conference, 01.05.1989, p. 4.3/1-5.

Research output: Contribution to journalConference article

Carley, LR, Garrod, D, Harjani, R, Kelly, J, Lim, T, Ochotta, E & Rutenbar, RA 1989, 'ACACIA: the CMU analog design system', Proceedings of the Custom Integrated Circuits Conference, pp. 4.3/1-5.
Carley LR, Garrod D, Harjani R, Kelly J, Lim T, Ochotta E et al. ACACIA: the CMU analog design system. Proceedings of the Custom Integrated Circuits Conference. 1989 May 1;4.3/1-5.
Carley, L. R. ; Garrod, D. ; Harjani, R. ; Kelly, J. ; Lim, T. ; Ochotta, E. ; Rutenbar, R. A. / ACACIA : the CMU analog design system. In: Proceedings of the Custom Integrated Circuits Conference. 1989 ; pp. 4.3/1-5.
@article{ae47f8b2e1f1491a927d3c66641b16ae,
title = "ACACIA: the CMU analog design system",
abstract = "A framework that automates the design of common analog integrated circuit modules has been developed. The framework, ACACIA, consists of three tools: OASYS, which transforms module specifications into sized schematics; ANAGRAM, which transforms sized schematics into mask geometry; and a graphics interface that facilitates automatic exploration of tradeoffs between design specifications by providing 3-D display of attainable performance surfaces.",
author = "Carley, {L. R.} and D. Garrod and R. Harjani and J. Kelly and T. Lim and E. Ochotta and Rutenbar, {R. A.}",
year = "1989",
month = "5",
day = "1",
language = "English (US)",
pages = "4.3/1--5",
journal = "Proceedings of the Custom Integrated Circuits Conference",
issn = "0886-5930",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - JOUR

T1 - ACACIA

T2 - the CMU analog design system

AU - Carley, L. R.

AU - Garrod, D.

AU - Harjani, R.

AU - Kelly, J.

AU - Lim, T.

AU - Ochotta, E.

AU - Rutenbar, R. A.

PY - 1989/5/1

Y1 - 1989/5/1

N2 - A framework that automates the design of common analog integrated circuit modules has been developed. The framework, ACACIA, consists of three tools: OASYS, which transforms module specifications into sized schematics; ANAGRAM, which transforms sized schematics into mask geometry; and a graphics interface that facilitates automatic exploration of tradeoffs between design specifications by providing 3-D display of attainable performance surfaces.

AB - A framework that automates the design of common analog integrated circuit modules has been developed. The framework, ACACIA, consists of three tools: OASYS, which transforms module specifications into sized schematics; ANAGRAM, which transforms sized schematics into mask geometry; and a graphics interface that facilitates automatic exploration of tradeoffs between design specifications by providing 3-D display of attainable performance surfaces.

UR - http://www.scopus.com/inward/record.url?scp=17144441634&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=17144441634&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:17144441634

SP - 4.3/1-5

JO - Proceedings of the Custom Integrated Circuits Conference

JF - Proceedings of the Custom Integrated Circuits Conference

SN - 0886-5930

ER -