A1.8V 30-to-70MHz 87% peak-efficiency 0.32mm² 4-phase time-based buck converter consuming 3μA/MHz quiescent current in 65nm CMOS

Multi-phase switching DC-DC converters offer many advantages in terms of high output power, low ripple, fast load transient response, high efficiency across a very wide range of load currents, and alleviated output filter requirements. However, the need for complex controllers that ensure accurate regulation and uniform current sharing between phases along with generation of multiple matched pulse-width modulated (PWM) signals complicate the design of multi-phase converters. Hysteretic control offers the simplest means to implement multi-phase converters and has been widely used in the prior art [1]. However, its nonlinear behavior leads to large output ripple, unpredictable loop dynamics, and wide variation in switching frequency (F_sw), which are undesirable in many noise-sensitive applications. Furthermore, they require current sensors to implement active current sharing, and generation of multiple synchronized PWM signals requires power hungry circuits [1]. A voltage-mode controller using a type-Ill compensator is well-suited for low-noise applications but it requires multiple synchronized and matched ramp generators that also incur large area and power penalty. A digital PWM generator can provide accurately matched multi-phase PWM signals thereby enabling passive current sharing, but digitally controlled buck converters exhibit large ripple due to their limit cycle behavior, have poor transient response, and consume significant quiescent current [2][3]. All these issues become even more challenging to address in high-F_sw converters because of more stringent loop-delay requirements.