A RF CMOS amplifier with optimized gain, noise, linearity and return losses for UWB applications

Giang D. Nguyen; Kurt Cimino; Milton Feng

doi:10.1109/RFIC.2008.4561487

A RF CMOS amplifier with optimized gain, noise, linearity and return losses for UWB applications

Giang D. Nguyen, Kurt Cimino, Milton Feng

Electrical and Computer Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

Trade-off between noise figure (NF) and input return loss (RL or |S ₁₁|) imposes a fundamental limitation on the design of low noise amplifiers (LNA) for ultra-wideband (UWB) applications. A graph-based approach using Smith Chart to achieve optimum values for both NF and input RL over the desired LNA bandwidth is presented. The proposed method and device optimization technique are systematically incorporated to enhance the overall LNA performance in terms of gain, noise, linearity, and power consumption. An UWB LNA prototype is implemented in a 0.13pm CMOS process to demonstrate the use of this methodology. It shows a gain of 11.3 dB, a NF of 3.9-4.6 dB, and an IIP3 of 3.2-5dBm over a -3dB bandwidth of 2.2-9GHz while consuming 30mW from a 1.2V DC supply.

Original language	English (US)
Title of host publication	Proceedings of the 2008 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2008
Pages	505-508
Number of pages	4
DOIs	https://doi.org/10.1109/RFIC.2008.4561487
State	Published - 2008
Event	2008 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2008 - Atlanta, GA, United States Duration: Jun 15 2008 → Jun 17 2008

Publication series

Name	Digest of Papers - IEEE Radio Frequency Integrated Circuits Symposium
ISSN (Print)	1529-2517

Other

Other	2008 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2008
Country/Territory	United States
City	Atlanta, GA
Period	6/15/08 → 6/17/08

Keywords

CMOS
Low noise amplifier (LNA)
Noise matching
Smith chart
Ultra-wideband (UWB)

ASJC Scopus subject areas

Engineering(all)

Online availability

10.1109/RFIC.2008.4561487

Library availability

Discover UIUC Full Text

Cite this

Nguyen, G. D., Cimino, K., & Feng, M. (2008). A RF CMOS amplifier with optimized gain, noise, linearity and return losses for UWB applications. In Proceedings of the 2008 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2008 (pp. 505-508). Article 4561487 (Digest of Papers - IEEE Radio Frequency Integrated Circuits Symposium). https://doi.org/10.1109/RFIC.2008.4561487

A RF CMOS amplifier with optimized gain, noise, linearity and return losses for UWB applications. / Nguyen, Giang D.; Cimino, Kurt; Feng, Milton.
Proceedings of the 2008 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2008. 2008. p. 505-508 4561487 (Digest of Papers - IEEE Radio Frequency Integrated Circuits Symposium).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Nguyen, GD, Cimino, K & Feng, M 2008, A RF CMOS amplifier with optimized gain, noise, linearity and return losses for UWB applications. in Proceedings of the 2008 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2008., 4561487, Digest of Papers - IEEE Radio Frequency Integrated Circuits Symposium, pp. 505-508, 2008 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2008, Atlanta, GA, United States, 6/15/08. https://doi.org/10.1109/RFIC.2008.4561487

@inproceedings{0349847596a240a6b88bc92b74f976b9,

title = "A RF CMOS amplifier with optimized gain, noise, linearity and return losses for UWB applications",

abstract = "Trade-off between noise figure (NF) and input return loss (RL or |S 11|) imposes a fundamental limitation on the design of low noise amplifiers (LNA) for ultra-wideband (UWB) applications. A graph-based approach using Smith Chart to achieve optimum values for both NF and input RL over the desired LNA bandwidth is presented. The proposed method and device optimization technique are systematically incorporated to enhance the overall LNA performance in terms of gain, noise, linearity, and power consumption. An UWB LNA prototype is implemented in a 0.13pm CMOS process to demonstrate the use of this methodology. It shows a gain of 11.3 dB, a NF of 3.9-4.6 dB, and an IIP3 of 3.2-5dBm over a -3dB bandwidth of 2.2-9GHz while consuming 30mW from a 1.2V DC supply.",

keywords = "CMOS, Low noise amplifier (LNA), Noise matching, Smith chart, Ultra-wideband (UWB)",

author = "Nguyen, {Giang D.} and Kurt Cimino and Milton Feng",

year = "2008",

doi = "10.1109/RFIC.2008.4561487",

language = "English (US)",

isbn = "9781424418091",

series = "Digest of Papers - IEEE Radio Frequency Integrated Circuits Symposium",

pages = "505--508",

booktitle = "Proceedings of the 2008 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2008",

note = "2008 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2008 ; Conference date: 15-06-2008 Through 17-06-2008",

}

TY - GEN

T1 - A RF CMOS amplifier with optimized gain, noise, linearity and return losses for UWB applications

AU - Nguyen, Giang D.

AU - Cimino, Kurt

AU - Feng, Milton

PY - 2008

Y1 - 2008

N2 - Trade-off between noise figure (NF) and input return loss (RL or |S 11|) imposes a fundamental limitation on the design of low noise amplifiers (LNA) for ultra-wideband (UWB) applications. A graph-based approach using Smith Chart to achieve optimum values for both NF and input RL over the desired LNA bandwidth is presented. The proposed method and device optimization technique are systematically incorporated to enhance the overall LNA performance in terms of gain, noise, linearity, and power consumption. An UWB LNA prototype is implemented in a 0.13pm CMOS process to demonstrate the use of this methodology. It shows a gain of 11.3 dB, a NF of 3.9-4.6 dB, and an IIP3 of 3.2-5dBm over a -3dB bandwidth of 2.2-9GHz while consuming 30mW from a 1.2V DC supply.

AB - Trade-off between noise figure (NF) and input return loss (RL or |S 11|) imposes a fundamental limitation on the design of low noise amplifiers (LNA) for ultra-wideband (UWB) applications. A graph-based approach using Smith Chart to achieve optimum values for both NF and input RL over the desired LNA bandwidth is presented. The proposed method and device optimization technique are systematically incorporated to enhance the overall LNA performance in terms of gain, noise, linearity, and power consumption. An UWB LNA prototype is implemented in a 0.13pm CMOS process to demonstrate the use of this methodology. It shows a gain of 11.3 dB, a NF of 3.9-4.6 dB, and an IIP3 of 3.2-5dBm over a -3dB bandwidth of 2.2-9GHz while consuming 30mW from a 1.2V DC supply.

KW - CMOS

KW - Low noise amplifier (LNA)

KW - Noise matching

KW - Smith chart

KW - Ultra-wideband (UWB)

UR - http://www.scopus.com/inward/record.url?scp=51849097358&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=51849097358&partnerID=8YFLogxK

U2 - 10.1109/RFIC.2008.4561487

DO - 10.1109/RFIC.2008.4561487

M3 - Conference contribution

AN - SCOPUS:51849097358

SN - 9781424418091

T3 - Digest of Papers - IEEE Radio Frequency Integrated Circuits Symposium

SP - 505

EP - 508

BT - Proceedings of the 2008 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2008

T2 - 2008 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2008

Y2 - 15 June 2008 through 17 June 2008

ER -

A RF CMOS amplifier with optimized gain, noise, linearity and return losses for UWB applications

Abstract

Publication series

Other

Keywords

ASJC Scopus subject areas

Online availability

Library availability

Related links

Fingerprint

Cite this