TY - GEN
T1 - A novel two-stage design framework for 2D spatial packing of interconnected components
AU - Peddada, Satya R.T.
AU - James, Kai A.
AU - Allison, James T.
N1 - Publisher Copyright:
Copyright © 2020 ASME.
PY - 2020
Y1 - 2020
N2 - Packing and routing problems separately are each challenging NP-hard problems. Therefore, solving the coupled packing and routing problem simultaneously will require disruptive methods to better address pressing related challenges, such as system volume reduction, interconnect length reduction, ensuring non-intersection, and physics (heat, fluid pressure or electromagnetic) considerations. Here we present a novel two-stage sequential design framework to perform simultaneous physicsbased packing and routing optimization. Stage 1 is comprised of generating interference-free initial layouts that are fed to stage 2 as starting points to perform continuous physics-based optimization. Three distinct strategies for stage 1 have been introduced recently, 1) the force-directed layout method (FDLM), 2) an extension of the shortest path algorithms (SPAs) and 3) a unique geometric topology (UGT) generation algorithm. In stage 2, a gradient-based topology optimization method is used to simultaneously optimize both component locations and routing paths of component interconnects. In addition to geometric considerations, this method supports optimization based on system behavior by including physics-based objectives and constraints (e.g., modeled using 1D lumped parameter and 2D finite element physics models). The three layout generation methods developed for stage 1 are compared here with respect to system performance metrics obtained from stage 2. In summary, the design automation framework presented here integrates several elements together as a step toward a more comprehensive solution of 3D packing and routing problems with both geometric and physics considerations.
AB - Packing and routing problems separately are each challenging NP-hard problems. Therefore, solving the coupled packing and routing problem simultaneously will require disruptive methods to better address pressing related challenges, such as system volume reduction, interconnect length reduction, ensuring non-intersection, and physics (heat, fluid pressure or electromagnetic) considerations. Here we present a novel two-stage sequential design framework to perform simultaneous physicsbased packing and routing optimization. Stage 1 is comprised of generating interference-free initial layouts that are fed to stage 2 as starting points to perform continuous physics-based optimization. Three distinct strategies for stage 1 have been introduced recently, 1) the force-directed layout method (FDLM), 2) an extension of the shortest path algorithms (SPAs) and 3) a unique geometric topology (UGT) generation algorithm. In stage 2, a gradient-based topology optimization method is used to simultaneously optimize both component locations and routing paths of component interconnects. In addition to geometric considerations, this method supports optimization based on system behavior by including physics-based objectives and constraints (e.g., modeled using 1D lumped parameter and 2D finite element physics models). The three layout generation methods developed for stage 1 are compared here with respect to system performance metrics obtained from stage 2. In summary, the design automation framework presented here integrates several elements together as a step toward a more comprehensive solution of 3D packing and routing problems with both geometric and physics considerations.
UR - http://www.scopus.com/inward/record.url?scp=85096306562&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85096306562&partnerID=8YFLogxK
U2 - 10.1115/DETC2020-22695
DO - 10.1115/DETC2020-22695
M3 - Conference contribution
AN - SCOPUS:85096306562
T3 - Proceedings of the ASME Design Engineering Technical Conference
BT - 46th Design Automation Conference (DAC)
PB - American Society of Mechanical Engineers (ASME)
T2 - ASME 2020 International Design Engineering Technical Conferences and Computers and Information in Engineering Conference, IDETC-CIE 2020
Y2 - 17 August 2020 through 19 August 2020
ER -