A novel compact method for thermal modeling of on-chip interconnects based on the finite element method

Siva P. Gurrum, Yogendra K. Joshi, William P. King, Koneru Ramakrishna

Research output: Contribution to conferencePaper

Abstract

Prediction of the temperature field generated with Joule heating in multilayer interconnect stacks is of critical importance for the design and reliability of future microelectronics. Interconnect failure due to electromigration is strongly dependent on its temperature. Simple models fail to capture thermal interaction between layers and within the layer. Detailed simulations on the other hand, take tremendous time and require large storage. This paper describes three-dimensional compact thermal modeling methodology that captures thermal interactions at a lower computational cost and storage requirements. The method is applicable for arbitrary geometries of interconnects due to the use of the finite element method. Case studies with three interconnects placed on a single level at a pitch of 1.0 μm generating different heat rates are reported. The compact model predicts a temperature rise of 4.11°C at a current density of 10 MA/cm2 for 6.0 μm long interconnects of 0.18 μm width and an aspect ratio of 2. The error in maximum temperature is about 5% when compared with detailed simulations. The compact model for the current cases consists of 219 nodes whereas the detailed model has 99,000 nodes where temperature is computed.

Original languageEnglish (US)
Pages441-445
Number of pages5
DOIs
StatePublished - Jan 1 2003
Externally publishedYes
Event2003 ASME International Mechanical Engineering Congress - Washington, DC, United States
Duration: Nov 15 2003Nov 21 2003

Other

Other2003 ASME International Mechanical Engineering Congress
CountryUnited States
CityWashington, DC
Period11/15/0311/21/03

Fingerprint

Finite element method
Temperature
Joule heating
Electromigration
Microelectronics
Aspect ratio
Multilayers
Temperature distribution
Current density
Geometry
Hot Temperature
Costs

Keywords

  • Compact model
  • Interconnect
  • Joule heating

ASJC Scopus subject areas

  • Mechanical Engineering
  • Electrical and Electronic Engineering

Cite this

Gurrum, S. P., Joshi, Y. K., King, W. P., & Ramakrishna, K. (2003). A novel compact method for thermal modeling of on-chip interconnects based on the finite element method. 441-445. Paper presented at 2003 ASME International Mechanical Engineering Congress, Washington, DC, United States. https://doi.org/10.1115/IMECE2003-41596

A novel compact method for thermal modeling of on-chip interconnects based on the finite element method. / Gurrum, Siva P.; Joshi, Yogendra K.; King, William P.; Ramakrishna, Koneru.

2003. 441-445 Paper presented at 2003 ASME International Mechanical Engineering Congress, Washington, DC, United States.

Research output: Contribution to conferencePaper

Gurrum, SP, Joshi, YK, King, WP & Ramakrishna, K 2003, 'A novel compact method for thermal modeling of on-chip interconnects based on the finite element method', Paper presented at 2003 ASME International Mechanical Engineering Congress, Washington, DC, United States, 11/15/03 - 11/21/03 pp. 441-445. https://doi.org/10.1115/IMECE2003-41596
Gurrum SP, Joshi YK, King WP, Ramakrishna K. A novel compact method for thermal modeling of on-chip interconnects based on the finite element method. 2003. Paper presented at 2003 ASME International Mechanical Engineering Congress, Washington, DC, United States. https://doi.org/10.1115/IMECE2003-41596
Gurrum, Siva P. ; Joshi, Yogendra K. ; King, William P. ; Ramakrishna, Koneru. / A novel compact method for thermal modeling of on-chip interconnects based on the finite element method. Paper presented at 2003 ASME International Mechanical Engineering Congress, Washington, DC, United States.5 p.
@conference{b8e24d6be8b7423183d37c6ac1f02748,
title = "A novel compact method for thermal modeling of on-chip interconnects based on the finite element method",
abstract = "Prediction of the temperature field generated with Joule heating in multilayer interconnect stacks is of critical importance for the design and reliability of future microelectronics. Interconnect failure due to electromigration is strongly dependent on its temperature. Simple models fail to capture thermal interaction between layers and within the layer. Detailed simulations on the other hand, take tremendous time and require large storage. This paper describes three-dimensional compact thermal modeling methodology that captures thermal interactions at a lower computational cost and storage requirements. The method is applicable for arbitrary geometries of interconnects due to the use of the finite element method. Case studies with three interconnects placed on a single level at a pitch of 1.0 μm generating different heat rates are reported. The compact model predicts a temperature rise of 4.11°C at a current density of 10 MA/cm2 for 6.0 μm long interconnects of 0.18 μm width and an aspect ratio of 2. The error in maximum temperature is about 5{\%} when compared with detailed simulations. The compact model for the current cases consists of 219 nodes whereas the detailed model has 99,000 nodes where temperature is computed.",
keywords = "Compact model, Interconnect, Joule heating",
author = "Gurrum, {Siva P.} and Joshi, {Yogendra K.} and King, {William P.} and Koneru Ramakrishna",
year = "2003",
month = "1",
day = "1",
doi = "10.1115/IMECE2003-41596",
language = "English (US)",
pages = "441--445",
note = "2003 ASME International Mechanical Engineering Congress ; Conference date: 15-11-2003 Through 21-11-2003",

}

TY - CONF

T1 - A novel compact method for thermal modeling of on-chip interconnects based on the finite element method

AU - Gurrum, Siva P.

AU - Joshi, Yogendra K.

AU - King, William P.

AU - Ramakrishna, Koneru

PY - 2003/1/1

Y1 - 2003/1/1

N2 - Prediction of the temperature field generated with Joule heating in multilayer interconnect stacks is of critical importance for the design and reliability of future microelectronics. Interconnect failure due to electromigration is strongly dependent on its temperature. Simple models fail to capture thermal interaction between layers and within the layer. Detailed simulations on the other hand, take tremendous time and require large storage. This paper describes three-dimensional compact thermal modeling methodology that captures thermal interactions at a lower computational cost and storage requirements. The method is applicable for arbitrary geometries of interconnects due to the use of the finite element method. Case studies with three interconnects placed on a single level at a pitch of 1.0 μm generating different heat rates are reported. The compact model predicts a temperature rise of 4.11°C at a current density of 10 MA/cm2 for 6.0 μm long interconnects of 0.18 μm width and an aspect ratio of 2. The error in maximum temperature is about 5% when compared with detailed simulations. The compact model for the current cases consists of 219 nodes whereas the detailed model has 99,000 nodes where temperature is computed.

AB - Prediction of the temperature field generated with Joule heating in multilayer interconnect stacks is of critical importance for the design and reliability of future microelectronics. Interconnect failure due to electromigration is strongly dependent on its temperature. Simple models fail to capture thermal interaction between layers and within the layer. Detailed simulations on the other hand, take tremendous time and require large storage. This paper describes three-dimensional compact thermal modeling methodology that captures thermal interactions at a lower computational cost and storage requirements. The method is applicable for arbitrary geometries of interconnects due to the use of the finite element method. Case studies with three interconnects placed on a single level at a pitch of 1.0 μm generating different heat rates are reported. The compact model predicts a temperature rise of 4.11°C at a current density of 10 MA/cm2 for 6.0 μm long interconnects of 0.18 μm width and an aspect ratio of 2. The error in maximum temperature is about 5% when compared with detailed simulations. The compact model for the current cases consists of 219 nodes whereas the detailed model has 99,000 nodes where temperature is computed.

KW - Compact model

KW - Interconnect

KW - Joule heating

UR - http://www.scopus.com/inward/record.url?scp=1942440326&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=1942440326&partnerID=8YFLogxK

U2 - 10.1115/IMECE2003-41596

DO - 10.1115/IMECE2003-41596

M3 - Paper

AN - SCOPUS:1942440326

SP - 441

EP - 445

ER -