A novel and efficient method for power pad placement optimization

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

In this paper, we propose a novel and efficient iterative method for pad placement optimization of power grid with flip chip technology. Power grid with optimized pad placement has less IR-drop values. We develop a new method to calculate new locations of all pads. Placing pads at the new locations reduces local IR-drop values. In order to reduce global IR-drop values, we develop a graph-based strategy to decide which pads are moved to the new locations. After each movement of the pads, a static IR-drop analysis is performed. We develop multigrid accelerated modified Simulated Annealing method (MG-SA) and compare it with the proposed method on a set of test cases. Experimental results show that the proposed method outperforms MG-SA with similar or less IR-drop values and much less runtime.

Original languageEnglish (US)
Title of host publicationProceedings of the 14th International Symposium on Quality Electronic Design, ISQED 2013
Pages158-163
Number of pages6
DOIs
StatePublished - Jul 5 2013
Event14th International Symposium on Quality Electronic Design, ISQED 2013 - Santa Clara, CA, United States
Duration: Mar 4 2013Mar 6 2013

Publication series

NameProceedings - International Symposium on Quality Electronic Design, ISQED
ISSN (Print)1948-3287
ISSN (Electronic)1948-3295

Other

Other14th International Symposium on Quality Electronic Design, ISQED 2013
CountryUnited States
CitySanta Clara, CA
Period3/4/133/6/13

Fingerprint

Iterative methods
Simulated annealing

Keywords

  • IR-drop
  • pad placement
  • power grid

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering
  • Safety, Risk, Reliability and Quality

Cite this

Yu, T., & Wong, M. D. F. (2013). A novel and efficient method for power pad placement optimization. In Proceedings of the 14th International Symposium on Quality Electronic Design, ISQED 2013 (pp. 158-163). [6523604] (Proceedings - International Symposium on Quality Electronic Design, ISQED). https://doi.org/10.1109/ISQED.2013.6523604

A novel and efficient method for power pad placement optimization. / Yu, Ting; Wong, Martin D F.

Proceedings of the 14th International Symposium on Quality Electronic Design, ISQED 2013. 2013. p. 158-163 6523604 (Proceedings - International Symposium on Quality Electronic Design, ISQED).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Yu, T & Wong, MDF 2013, A novel and efficient method for power pad placement optimization. in Proceedings of the 14th International Symposium on Quality Electronic Design, ISQED 2013., 6523604, Proceedings - International Symposium on Quality Electronic Design, ISQED, pp. 158-163, 14th International Symposium on Quality Electronic Design, ISQED 2013, Santa Clara, CA, United States, 3/4/13. https://doi.org/10.1109/ISQED.2013.6523604
Yu T, Wong MDF. A novel and efficient method for power pad placement optimization. In Proceedings of the 14th International Symposium on Quality Electronic Design, ISQED 2013. 2013. p. 158-163. 6523604. (Proceedings - International Symposium on Quality Electronic Design, ISQED). https://doi.org/10.1109/ISQED.2013.6523604
Yu, Ting ; Wong, Martin D F. / A novel and efficient method for power pad placement optimization. Proceedings of the 14th International Symposium on Quality Electronic Design, ISQED 2013. 2013. pp. 158-163 (Proceedings - International Symposium on Quality Electronic Design, ISQED).
@inproceedings{08e3b3a87bcb43d6a16f0b008006aaaf,
title = "A novel and efficient method for power pad placement optimization",
abstract = "In this paper, we propose a novel and efficient iterative method for pad placement optimization of power grid with flip chip technology. Power grid with optimized pad placement has less IR-drop values. We develop a new method to calculate new locations of all pads. Placing pads at the new locations reduces local IR-drop values. In order to reduce global IR-drop values, we develop a graph-based strategy to decide which pads are moved to the new locations. After each movement of the pads, a static IR-drop analysis is performed. We develop multigrid accelerated modified Simulated Annealing method (MG-SA) and compare it with the proposed method on a set of test cases. Experimental results show that the proposed method outperforms MG-SA with similar or less IR-drop values and much less runtime.",
keywords = "IR-drop, pad placement, power grid",
author = "Ting Yu and Wong, {Martin D F}",
year = "2013",
month = "7",
day = "5",
doi = "10.1109/ISQED.2013.6523604",
language = "English (US)",
isbn = "9781467349536",
series = "Proceedings - International Symposium on Quality Electronic Design, ISQED",
pages = "158--163",
booktitle = "Proceedings of the 14th International Symposium on Quality Electronic Design, ISQED 2013",

}

TY - GEN

T1 - A novel and efficient method for power pad placement optimization

AU - Yu, Ting

AU - Wong, Martin D F

PY - 2013/7/5

Y1 - 2013/7/5

N2 - In this paper, we propose a novel and efficient iterative method for pad placement optimization of power grid with flip chip technology. Power grid with optimized pad placement has less IR-drop values. We develop a new method to calculate new locations of all pads. Placing pads at the new locations reduces local IR-drop values. In order to reduce global IR-drop values, we develop a graph-based strategy to decide which pads are moved to the new locations. After each movement of the pads, a static IR-drop analysis is performed. We develop multigrid accelerated modified Simulated Annealing method (MG-SA) and compare it with the proposed method on a set of test cases. Experimental results show that the proposed method outperforms MG-SA with similar or less IR-drop values and much less runtime.

AB - In this paper, we propose a novel and efficient iterative method for pad placement optimization of power grid with flip chip technology. Power grid with optimized pad placement has less IR-drop values. We develop a new method to calculate new locations of all pads. Placing pads at the new locations reduces local IR-drop values. In order to reduce global IR-drop values, we develop a graph-based strategy to decide which pads are moved to the new locations. After each movement of the pads, a static IR-drop analysis is performed. We develop multigrid accelerated modified Simulated Annealing method (MG-SA) and compare it with the proposed method on a set of test cases. Experimental results show that the proposed method outperforms MG-SA with similar or less IR-drop values and much less runtime.

KW - IR-drop

KW - pad placement

KW - power grid

UR - http://www.scopus.com/inward/record.url?scp=84879571919&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84879571919&partnerID=8YFLogxK

U2 - 10.1109/ISQED.2013.6523604

DO - 10.1109/ISQED.2013.6523604

M3 - Conference contribution

AN - SCOPUS:84879571919

SN - 9781467349536

T3 - Proceedings - International Symposium on Quality Electronic Design, ISQED

SP - 158

EP - 163

BT - Proceedings of the 14th International Symposium on Quality Electronic Design, ISQED 2013

ER -