A Monte Carlo simulation environment for wear out in VLSI systems

G. S. Choi, Ravishankar K Iyer, J. H. Patel

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

The authors describe a simulation environment for reliability prediction of VLSI designs. Specifically, the effect of electromigration on the time-to-failure is investigated. The capabilities of the environment are illustrated with a case study of a microprocessor intended for control applications. The system under investigation is first simulated at the switch level and trace data on the switching activity is collected. This data is then used along with Monte Carlo simulation to model wear-out at the chip-level.

Original languageEnglish (US)
Title of host publicationVLSI Design 1991 - Digest of Papers - 4th CSI/IEEE International Symposium on VLSI Design
PublisherIEEE Computer Society
Pages249-254
Number of pages6
ISBN (Electronic)0818621257
DOIs
StatePublished - Jan 1 1991
Event4th CSI/IEEE International Symposium on VLSI Design, VLSI 1991 - New Delhi, India
Duration: Jan 4 1991Jan 8 1991

Publication series

NameProceedings of the IEEE International Conference on VLSI Design
ISSN (Print)1063-9667

Conference

Conference4th CSI/IEEE International Symposium on VLSI Design, VLSI 1991
CountryIndia
CityNew Delhi
Period1/4/911/8/91

Fingerprint

Electromigration
Microprocessor chips
Switches
Wear of materials
Monte Carlo simulation

Keywords

  • Reliability prediction
  • VLSI
  • device failure mechanism
  • electromigration
  • simulation
  • time-to-failure

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Choi, G. S., Iyer, R. K., & Patel, J. H. (1991). A Monte Carlo simulation environment for wear out in VLSI systems. In VLSI Design 1991 - Digest of Papers - 4th CSI/IEEE International Symposium on VLSI Design (pp. 249-254). [185125] (Proceedings of the IEEE International Conference on VLSI Design). IEEE Computer Society. https://doi.org/10.1109/ISVD.1991.185125

A Monte Carlo simulation environment for wear out in VLSI systems. / Choi, G. S.; Iyer, Ravishankar K; Patel, J. H.

VLSI Design 1991 - Digest of Papers - 4th CSI/IEEE International Symposium on VLSI Design. IEEE Computer Society, 1991. p. 249-254 185125 (Proceedings of the IEEE International Conference on VLSI Design).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Choi, GS, Iyer, RK & Patel, JH 1991, A Monte Carlo simulation environment for wear out in VLSI systems. in VLSI Design 1991 - Digest of Papers - 4th CSI/IEEE International Symposium on VLSI Design., 185125, Proceedings of the IEEE International Conference on VLSI Design, IEEE Computer Society, pp. 249-254, 4th CSI/IEEE International Symposium on VLSI Design, VLSI 1991, New Delhi, India, 1/4/91. https://doi.org/10.1109/ISVD.1991.185125
Choi GS, Iyer RK, Patel JH. A Monte Carlo simulation environment for wear out in VLSI systems. In VLSI Design 1991 - Digest of Papers - 4th CSI/IEEE International Symposium on VLSI Design. IEEE Computer Society. 1991. p. 249-254. 185125. (Proceedings of the IEEE International Conference on VLSI Design). https://doi.org/10.1109/ISVD.1991.185125
Choi, G. S. ; Iyer, Ravishankar K ; Patel, J. H. / A Monte Carlo simulation environment for wear out in VLSI systems. VLSI Design 1991 - Digest of Papers - 4th CSI/IEEE International Symposium on VLSI Design. IEEE Computer Society, 1991. pp. 249-254 (Proceedings of the IEEE International Conference on VLSI Design).
@inproceedings{9add03da3a5048bba3bc952164857e09,
title = "A Monte Carlo simulation environment for wear out in VLSI systems",
abstract = "The authors describe a simulation environment for reliability prediction of VLSI designs. Specifically, the effect of electromigration on the time-to-failure is investigated. The capabilities of the environment are illustrated with a case study of a microprocessor intended for control applications. The system under investigation is first simulated at the switch level and trace data on the switching activity is collected. This data is then used along with Monte Carlo simulation to model wear-out at the chip-level.",
keywords = "Reliability prediction, VLSI, device failure mechanism, electromigration, simulation, time-to-failure",
author = "Choi, {G. S.} and Iyer, {Ravishankar K} and Patel, {J. H.}",
year = "1991",
month = "1",
day = "1",
doi = "10.1109/ISVD.1991.185125",
language = "English (US)",
series = "Proceedings of the IEEE International Conference on VLSI Design",
publisher = "IEEE Computer Society",
pages = "249--254",
booktitle = "VLSI Design 1991 - Digest of Papers - 4th CSI/IEEE International Symposium on VLSI Design",

}

TY - GEN

T1 - A Monte Carlo simulation environment for wear out in VLSI systems

AU - Choi, G. S.

AU - Iyer, Ravishankar K

AU - Patel, J. H.

PY - 1991/1/1

Y1 - 1991/1/1

N2 - The authors describe a simulation environment for reliability prediction of VLSI designs. Specifically, the effect of electromigration on the time-to-failure is investigated. The capabilities of the environment are illustrated with a case study of a microprocessor intended for control applications. The system under investigation is first simulated at the switch level and trace data on the switching activity is collected. This data is then used along with Monte Carlo simulation to model wear-out at the chip-level.

AB - The authors describe a simulation environment for reliability prediction of VLSI designs. Specifically, the effect of electromigration on the time-to-failure is investigated. The capabilities of the environment are illustrated with a case study of a microprocessor intended for control applications. The system under investigation is first simulated at the switch level and trace data on the switching activity is collected. This data is then used along with Monte Carlo simulation to model wear-out at the chip-level.

KW - Reliability prediction

KW - VLSI

KW - device failure mechanism

KW - electromigration

KW - simulation

KW - time-to-failure

UR - http://www.scopus.com/inward/record.url?scp=84941531108&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84941531108&partnerID=8YFLogxK

U2 - 10.1109/ISVD.1991.185125

DO - 10.1109/ISVD.1991.185125

M3 - Conference contribution

AN - SCOPUS:84941531108

T3 - Proceedings of the IEEE International Conference on VLSI Design

SP - 249

EP - 254

BT - VLSI Design 1991 - Digest of Papers - 4th CSI/IEEE International Symposium on VLSI Design

PB - IEEE Computer Society

ER -