A hardware-efficient block matching algorithm and its hardware design for variable block size motion estimation in ultra-high-definition video encoding

Jianwei Zheng, L. U. Chao, G. U.O. Jiefeng, Deming Chen, G. U.O. Donghui

Research output: Contribution to journalArticle

Abstract

Variable block size motion estimation has contributed greatly to achieving an optimal interframe encoding, but involves high computational complexity and huge memory access, which is the most critical bottleneck in ultra-high-definition video encoding. This article presents a hardware-efficient block matching algorithm with an efficient hardware design that is able to reduce the computational complexity of motion estimation while providing a sustained and steady coding performance for high-quality video encoding. A three-level memory organization is proposed to reduce memory bandwidth requirement while supporting a predictive common search window. By applying multiple search strategies and early termination, the proposed design provides 1.8 to 3.7 times higher hardware efficiency than other works. Furthermore, on-chip memory has been reduced by 96.5% and off-chip bandwidth requirement has been reduced by 39.4% thanks to the proposed three-level memory organization. The corresponding power consumption is only 198mW at the highest working frequency of 500MHz. The proposed design is attractive for high-quality video encoding in real-time applications with low power consumption.

Original languageEnglish (US)
Article numbera15
JournalACM Transactions on Design Automation of Electronic Systems
Volume24
Issue number2
DOIs
StatePublished - Jan 2019

Fingerprint

Motion estimation
Image coding
Hardware
Data storage equipment
Computational complexity
Electric power utilization
Bandwidth

Keywords

  • Hardware architecture
  • Hardware efficiency
  • Memory organization
  • Motion estimation
  • Variable block size
  • Video encoding

ASJC Scopus subject areas

  • Computer Science Applications
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Cite this

A hardware-efficient block matching algorithm and its hardware design for variable block size motion estimation in ultra-high-definition video encoding. / Zheng, Jianwei; Chao, L. U.; Jiefeng, G. U.O.; Chen, Deming; Donghui, G. U.O.

In: ACM Transactions on Design Automation of Electronic Systems, Vol. 24, No. 2, a15, 01.2019.

Research output: Contribution to journalArticle

@article{a315c069a0694f25a361eac5c4522133,
title = "A hardware-efficient block matching algorithm and its hardware design for variable block size motion estimation in ultra-high-definition video encoding",
abstract = "Variable block size motion estimation has contributed greatly to achieving an optimal interframe encoding, but involves high computational complexity and huge memory access, which is the most critical bottleneck in ultra-high-definition video encoding. This article presents a hardware-efficient block matching algorithm with an efficient hardware design that is able to reduce the computational complexity of motion estimation while providing a sustained and steady coding performance for high-quality video encoding. A three-level memory organization is proposed to reduce memory bandwidth requirement while supporting a predictive common search window. By applying multiple search strategies and early termination, the proposed design provides 1.8 to 3.7 times higher hardware efficiency than other works. Furthermore, on-chip memory has been reduced by 96.5{\%} and off-chip bandwidth requirement has been reduced by 39.4{\%} thanks to the proposed three-level memory organization. The corresponding power consumption is only 198mW at the highest working frequency of 500MHz. The proposed design is attractive for high-quality video encoding in real-time applications with low power consumption.",
keywords = "Hardware architecture, Hardware efficiency, Memory organization, Motion estimation, Variable block size, Video encoding",
author = "Jianwei Zheng and Chao, {L. U.} and Jiefeng, {G. U.O.} and Deming Chen and Donghui, {G. U.O.}",
year = "2019",
month = "1",
doi = "10.1145/3290408",
language = "English (US)",
volume = "24",
journal = "ACM Transactions on Design Automation of Electronic Systems",
issn = "1084-4309",
publisher = "Association for Computing Machinery (ACM)",
number = "2",

}

TY - JOUR

T1 - A hardware-efficient block matching algorithm and its hardware design for variable block size motion estimation in ultra-high-definition video encoding

AU - Zheng, Jianwei

AU - Chao, L. U.

AU - Jiefeng, G. U.O.

AU - Chen, Deming

AU - Donghui, G. U.O.

PY - 2019/1

Y1 - 2019/1

N2 - Variable block size motion estimation has contributed greatly to achieving an optimal interframe encoding, but involves high computational complexity and huge memory access, which is the most critical bottleneck in ultra-high-definition video encoding. This article presents a hardware-efficient block matching algorithm with an efficient hardware design that is able to reduce the computational complexity of motion estimation while providing a sustained and steady coding performance for high-quality video encoding. A three-level memory organization is proposed to reduce memory bandwidth requirement while supporting a predictive common search window. By applying multiple search strategies and early termination, the proposed design provides 1.8 to 3.7 times higher hardware efficiency than other works. Furthermore, on-chip memory has been reduced by 96.5% and off-chip bandwidth requirement has been reduced by 39.4% thanks to the proposed three-level memory organization. The corresponding power consumption is only 198mW at the highest working frequency of 500MHz. The proposed design is attractive for high-quality video encoding in real-time applications with low power consumption.

AB - Variable block size motion estimation has contributed greatly to achieving an optimal interframe encoding, but involves high computational complexity and huge memory access, which is the most critical bottleneck in ultra-high-definition video encoding. This article presents a hardware-efficient block matching algorithm with an efficient hardware design that is able to reduce the computational complexity of motion estimation while providing a sustained and steady coding performance for high-quality video encoding. A three-level memory organization is proposed to reduce memory bandwidth requirement while supporting a predictive common search window. By applying multiple search strategies and early termination, the proposed design provides 1.8 to 3.7 times higher hardware efficiency than other works. Furthermore, on-chip memory has been reduced by 96.5% and off-chip bandwidth requirement has been reduced by 39.4% thanks to the proposed three-level memory organization. The corresponding power consumption is only 198mW at the highest working frequency of 500MHz. The proposed design is attractive for high-quality video encoding in real-time applications with low power consumption.

KW - Hardware architecture

KW - Hardware efficiency

KW - Memory organization

KW - Motion estimation

KW - Variable block size

KW - Video encoding

UR - http://www.scopus.com/inward/record.url?scp=85060031491&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85060031491&partnerID=8YFLogxK

U2 - 10.1145/3290408

DO - 10.1145/3290408

M3 - Article

AN - SCOPUS:85060031491

VL - 24

JO - ACM Transactions on Design Automation of Electronic Systems

JF - ACM Transactions on Design Automation of Electronic Systems

SN - 1084-4309

IS - 2

M1 - a15

ER -