Abstract
In this brief, a systematic design procedure for a second-order all-digital phase-locked loop (PLL) is proposed. The design procedure is based on the analogy between a type-II second-order analog PLL and an all-digital PLL. The all-digital PLL design inherits the frequency response and stability characteristics of the analog prototype PLL.
Original language | English (US) |
---|---|
Pages (from-to) | 247-251 |
Number of pages | 5 |
Journal | IEEE Transactions on Circuits and Systems II: Express Briefs |
Volume | 54 |
Issue number | 3 |
DOIs | |
State | Published - Mar 7 2007 |
Externally published | Yes |
Keywords
- All-digital phase-locked loop (PLL)
- bilinear transform
- digital loop filter
- digitally controlled oscillator
ASJC Scopus subject areas
- Electrical and Electronic Engineering