A deflection criterion for time-interleaved analog-to-digital converters

Andrew J. Bean, Andrew Carl Singer

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Analog to digital conversion is often a critical component of a digital communication link. However, the figures of merit that are used in the design of the components that comprise this step are more appropriate for signal reconstruction applications than for digital communication. This paper considers the design of time-interleaved analog-to-digital converters using deflection, or output signal-to-noise ratio, as a tractable design criterion (versus mutual information) for optimizing the phase timing parameters. This criterion is then compared with input to output mutual information, demonstrating their shared qualitative properties. It is shown that for oversampling converters under the deflection criterion, as with mutual information, the optimal sampling phases are not in general equispaced, as is conventionally assumed in converter design.

Original languageEnglish (US)
Title of host publication2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011
Pages265-268
Number of pages4
DOIs
StatePublished - Aug 2 2011
Event2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011 - Rio de Janeiro, Brazil
Duration: May 15 2011May 18 2011

Publication series

NameProceedings - IEEE International Symposium on Circuits and Systems
ISSN (Print)0271-4310

Other

Other2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011
CountryBrazil
CityRio de Janeiro
Period5/15/115/18/11

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'A deflection criterion for time-interleaved analog-to-digital converters'. Together they form a unique fingerprint.

  • Cite this

    Bean, A. J., & Singer, A. C. (2011). A deflection criterion for time-interleaved analog-to-digital converters. In 2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011 (pp. 265-268). [5937552] (Proceedings - IEEE International Symposium on Circuits and Systems). https://doi.org/10.1109/ISCAS.2011.5937552