A DC Solid-State Transformer With DC Fault Ride-Through Capability

Haoyuan Weng; Jinghang Li; Keyan Shi; Min Chen; Philip T. Krein; Dehong Xu

doi:10.1109/JESTPE.2021.3056205

A DC Solid-State Transformer With DC Fault Ride-Through Capability

Haoyuan Weng, Jinghang Li, Keyan Shi, Min Chen, Philip T. Krein, Dehong Xu

Research output: Contribution to journal › Article › peer-review

Abstract

This article investigates a dc solid-state transformer (DCSST) with dc fault ride-through (FRT) capability for medium-voltage dc (MVDC) systems. The FRT requirement for DCSST in dc grid is investigated. Short-circuit fault clearance on the medium-voltage (MV) side is realized by introducing full-bridge converters with cascaded dc converter modules on the MV side of the DCSST. The FRT strategy under typical voltage sags is analyzed. Factors affecting the fault clearing and system recovery are considered, including the number of full-bridge converters, the values of dc inductance, and the dc-link bus voltage. The concept is verified with both simulations and experiments.

Original language	English (US)
Pages (from-to)	3617-3630
Number of pages	14
Journal	IEEE Journal of Emerging and Selected Topics in Power Electronics
Volume	10
Issue number	4
DOIs	https://doi.org/10.1109/JESTPE.2021.3056205
State	Published - Aug 1 2022
Externally published	Yes

Keywords

DC fault ride-through (FRT)
dc solid-state transformer
medium-voltage dc (MVDC) system
short-circuit fault

ASJC Scopus subject areas

Energy Engineering and Power Technology
Electrical and Electronic Engineering

Online availability

10.1109/JESTPE.2021.3056205

Library availability

Discover UIUC Full Text

Cite this

@article{e597f9775fcd4bdc9671ab7c36211cdb,

title = "A DC Solid-State Transformer With DC Fault Ride-Through Capability",

abstract = "This article investigates a dc solid-state transformer (DCSST) with dc fault ride-through (FRT) capability for medium-voltage dc (MVDC) systems. The FRT requirement for DCSST in dc grid is investigated. Short-circuit fault clearance on the medium-voltage (MV) side is realized by introducing full-bridge converters with cascaded dc converter modules on the MV side of the DCSST. The FRT strategy under typical voltage sags is analyzed. Factors affecting the fault clearing and system recovery are considered, including the number of full-bridge converters, the values of dc inductance, and the dc-link bus voltage. The concept is verified with both simulations and experiments.",

keywords = "DC fault ride-through (FRT), dc solid-state transformer, medium-voltage dc (MVDC) system, short-circuit fault",

author = "Haoyuan Weng and Jinghang Li and Keyan Shi and Min Chen and Krein, {Philip T.} and Dehong Xu",

note = "Publisher Copyright: {\textcopyright} 2013 IEEE.",

year = "2022",

month = aug,

day = "1",

doi = "10.1109/JESTPE.2021.3056205",

language = "English (US)",

volume = "10",

pages = "3617--3630",

journal = "IEEE Journal of Emerging and Selected Topics in Power Electronics",

issn = "2168-6777",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "4",

}

TY - JOUR

T1 - A DC Solid-State Transformer With DC Fault Ride-Through Capability

AU - Weng, Haoyuan

AU - Li, Jinghang

AU - Shi, Keyan

AU - Chen, Min

AU - Krein, Philip T.

AU - Xu, Dehong

PY - 2022/8/1

Y1 - 2022/8/1

N2 - This article investigates a dc solid-state transformer (DCSST) with dc fault ride-through (FRT) capability for medium-voltage dc (MVDC) systems. The FRT requirement for DCSST in dc grid is investigated. Short-circuit fault clearance on the medium-voltage (MV) side is realized by introducing full-bridge converters with cascaded dc converter modules on the MV side of the DCSST. The FRT strategy under typical voltage sags is analyzed. Factors affecting the fault clearing and system recovery are considered, including the number of full-bridge converters, the values of dc inductance, and the dc-link bus voltage. The concept is verified with both simulations and experiments.

AB - This article investigates a dc solid-state transformer (DCSST) with dc fault ride-through (FRT) capability for medium-voltage dc (MVDC) systems. The FRT requirement for DCSST in dc grid is investigated. Short-circuit fault clearance on the medium-voltage (MV) side is realized by introducing full-bridge converters with cascaded dc converter modules on the MV side of the DCSST. The FRT strategy under typical voltage sags is analyzed. Factors affecting the fault clearing and system recovery are considered, including the number of full-bridge converters, the values of dc inductance, and the dc-link bus voltage. The concept is verified with both simulations and experiments.

KW - DC fault ride-through (FRT)

KW - dc solid-state transformer

KW - medium-voltage dc (MVDC) system

KW - short-circuit fault

UR - http://www.scopus.com/inward/record.url?scp=85100749550&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85100749550&partnerID=8YFLogxK

U2 - 10.1109/JESTPE.2021.3056205

DO - 10.1109/JESTPE.2021.3056205

M3 - Article

AN - SCOPUS:85100749550

SN - 2168-6777

VL - 10

SP - 3617

EP - 3630

JO - IEEE Journal of Emerging and Selected Topics in Power Electronics

JF - IEEE Journal of Emerging and Selected Topics in Power Electronics

IS - 4

ER -

A DC Solid-State Transformer With DC Fault Ride-Through Capability

Abstract

Keywords

ASJC Scopus subject areas

Online availability

Library availability

Related links

Fingerprint

Cite this