A critical look at design guidelines for SOI logic gates

Rouwaida Kanj, Elyse Rosenbaum

Research output: Contribution to journalArticle

Abstract

Design guidelines for static and domino SOI CMOS are evaluated. Restructuring the logic to eliminate gates with large fan-ins is almost as beneficial for SOI as for bulk-Si. Published design fixes for eliminating parasitic bipolar induced upset are shown to be imperfect. PHI predischarge is thus proposed as an improved method for eliminating data upset due to both bipolar leakage and charge sharing.

Original languageEnglish (US)
JournalProceedings - IEEE International Symposium on Circuits and Systems
Volume3
StatePublished - 2002

Fingerprint

Logic gates

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

@article{32c157a907e5485c985d0e7dcedc7aa4,
title = "A critical look at design guidelines for SOI logic gates",
abstract = "Design guidelines for static and domino SOI CMOS are evaluated. Restructuring the logic to eliminate gates with large fan-ins is almost as beneficial for SOI as for bulk-Si. Published design fixes for eliminating parasitic bipolar induced upset are shown to be imperfect. PHI predischarge is thus proposed as an improved method for eliminating data upset due to both bipolar leakage and charge sharing.",
author = "Rouwaida Kanj and Elyse Rosenbaum",
year = "2002",
language = "English (US)",
volume = "3",
journal = "Proceedings - IEEE International Symposium on Circuits and Systems",
issn = "0271-4310",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - JOUR

T1 - A critical look at design guidelines for SOI logic gates

AU - Kanj, Rouwaida

AU - Rosenbaum, Elyse

PY - 2002

Y1 - 2002

N2 - Design guidelines for static and domino SOI CMOS are evaluated. Restructuring the logic to eliminate gates with large fan-ins is almost as beneficial for SOI as for bulk-Si. Published design fixes for eliminating parasitic bipolar induced upset are shown to be imperfect. PHI predischarge is thus proposed as an improved method for eliminating data upset due to both bipolar leakage and charge sharing.

AB - Design guidelines for static and domino SOI CMOS are evaluated. Restructuring the logic to eliminate gates with large fan-ins is almost as beneficial for SOI as for bulk-Si. Published design fixes for eliminating parasitic bipolar induced upset are shown to be imperfect. PHI predischarge is thus proposed as an improved method for eliminating data upset due to both bipolar leakage and charge sharing.

UR - http://www.scopus.com/inward/record.url?scp=0036290632&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0036290632&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:0036290632

VL - 3

JO - Proceedings - IEEE International Symposium on Circuits and Systems

JF - Proceedings - IEEE International Symposium on Circuits and Systems

SN - 0271-4310

ER -