A critical look at design guidelines for SOI logic gates

Rouwaida Kanj, Elyse Rosenbaum

Research output: Contribution to journalArticle

Abstract

Design guidelines for static and domino SOI CMOS are evaluated. Restructuring the logic to eliminate gates with large fan-ins is almost as beneficial for SOI as for bulk-Si. Published design fixes for eliminating parasitic bipolar induced upset are shown to be imperfect. PHI predischarge is thus proposed as an improved method for eliminating data upset due to both bipolar leakage and charge sharing.

Original languageEnglish (US)
JournalProceedings - IEEE International Symposium on Circuits and Systems
Volume3
StatePublished - 2002

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'A critical look at design guidelines for SOI logic gates'. Together they form a unique fingerprint.

  • Cite this