A continuous-time input pipeline ADC

David Gubbins, Bumha Lee, Pavan Kumar Hanumolu, Un Ku Moon

Research output: Contribution to journalConference articlepeer-review


A new pipeline ADC architecture that employs a continuous-time first stage followed by a conventional switched capacitor pipeline ADC is presented. Such an approach overcomes many of the challenges associated with a pure switched-capacitor architecture and leads to a low area, low power solution with excellent distortion performance. Measured results obtained from a proof of concept test chip fabricated in a 0.18/μm CMOS process validate the effectiveness of proposed techniques.

Original languageEnglish (US)
Article number4672050
Pages (from-to)169-172
Number of pages4
JournalProceedings of the Custom Integrated Circuits Conference
StatePublished - 2008
Externally publishedYes
EventIEEE 2008 Custom Integrated Circuits Conference, CICC 2008 - San Jose, CA, United States
Duration: Sep 21 2008Sep 24 2008

ASJC Scopus subject areas

  • Electrical and Electronic Engineering


Dive into the research topics of 'A continuous-time input pipeline ADC'. Together they form a unique fingerprint.

Cite this