A codesigned fault tolerance system for heterogeneous many-core processors

Keun Soo Yim, Ravishankar K Iyer

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This paper presents an efficient fault tolerance system for heterogeneous many-core processors. The efficiencies and coverage of the presented fault tolerance are optimized by customizing the techniques for different types of components in the highest layers of system abstractions and codesigning the techniques in a way that separates algorithms and mechanisms.

Original languageEnglish (US)
Title of host publication2011 IEEE International Symposium on Parallel and Distributed Processing, Workshops and Phd Forum, IPDPSW 2011
Pages2053-2056
Number of pages4
DOIs
StatePublished - Dec 20 2011
Event25th IEEE International Parallel and Distributed Processing Symposium, Workshops and Phd Forum, IPDPSW 2011 - Anchorage, AK, United States
Duration: May 16 2011May 20 2011

Publication series

NameIEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum

Other

Other25th IEEE International Parallel and Distributed Processing Symposium, Workshops and Phd Forum, IPDPSW 2011
CountryUnited States
CityAnchorage, AK
Period5/16/115/20/11

Fingerprint

Many-core
Fault tolerance
Fault Tolerance
Coverage
Abstraction

Keywords

  • Codesign
  • Fault tolerance
  • Many-core processor

ASJC Scopus subject areas

  • Computational Theory and Mathematics
  • Software
  • Theoretical Computer Science

Cite this

Yim, K. S., & Iyer, R. K. (2011). A codesigned fault tolerance system for heterogeneous many-core processors. In 2011 IEEE International Symposium on Parallel and Distributed Processing, Workshops and Phd Forum, IPDPSW 2011 (pp. 2053-2056). [6009088] (IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum). https://doi.org/10.1109/IPDPS.2011.375

A codesigned fault tolerance system for heterogeneous many-core processors. / Yim, Keun Soo; Iyer, Ravishankar K.

2011 IEEE International Symposium on Parallel and Distributed Processing, Workshops and Phd Forum, IPDPSW 2011. 2011. p. 2053-2056 6009088 (IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Yim, KS & Iyer, RK 2011, A codesigned fault tolerance system for heterogeneous many-core processors. in 2011 IEEE International Symposium on Parallel and Distributed Processing, Workshops and Phd Forum, IPDPSW 2011., 6009088, IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum, pp. 2053-2056, 25th IEEE International Parallel and Distributed Processing Symposium, Workshops and Phd Forum, IPDPSW 2011, Anchorage, AK, United States, 5/16/11. https://doi.org/10.1109/IPDPS.2011.375
Yim KS, Iyer RK. A codesigned fault tolerance system for heterogeneous many-core processors. In 2011 IEEE International Symposium on Parallel and Distributed Processing, Workshops and Phd Forum, IPDPSW 2011. 2011. p. 2053-2056. 6009088. (IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum). https://doi.org/10.1109/IPDPS.2011.375
Yim, Keun Soo ; Iyer, Ravishankar K. / A codesigned fault tolerance system for heterogeneous many-core processors. 2011 IEEE International Symposium on Parallel and Distributed Processing, Workshops and Phd Forum, IPDPSW 2011. 2011. pp. 2053-2056 (IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum).
@inproceedings{c3ae89bbb76e438684759e5b064ae66c,
title = "A codesigned fault tolerance system for heterogeneous many-core processors",
abstract = "This paper presents an efficient fault tolerance system for heterogeneous many-core processors. The efficiencies and coverage of the presented fault tolerance are optimized by customizing the techniques for different types of components in the highest layers of system abstractions and codesigning the techniques in a way that separates algorithms and mechanisms.",
keywords = "Codesign, Fault tolerance, Many-core processor",
author = "Yim, {Keun Soo} and Iyer, {Ravishankar K}",
year = "2011",
month = "12",
day = "20",
doi = "10.1109/IPDPS.2011.375",
language = "English (US)",
isbn = "9780769543857",
series = "IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum",
pages = "2053--2056",
booktitle = "2011 IEEE International Symposium on Parallel and Distributed Processing, Workshops and Phd Forum, IPDPSW 2011",

}

TY - GEN

T1 - A codesigned fault tolerance system for heterogeneous many-core processors

AU - Yim, Keun Soo

AU - Iyer, Ravishankar K

PY - 2011/12/20

Y1 - 2011/12/20

N2 - This paper presents an efficient fault tolerance system for heterogeneous many-core processors. The efficiencies and coverage of the presented fault tolerance are optimized by customizing the techniques for different types of components in the highest layers of system abstractions and codesigning the techniques in a way that separates algorithms and mechanisms.

AB - This paper presents an efficient fault tolerance system for heterogeneous many-core processors. The efficiencies and coverage of the presented fault tolerance are optimized by customizing the techniques for different types of components in the highest layers of system abstractions and codesigning the techniques in a way that separates algorithms and mechanisms.

KW - Codesign

KW - Fault tolerance

KW - Many-core processor

UR - http://www.scopus.com/inward/record.url?scp=83455186367&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=83455186367&partnerID=8YFLogxK

U2 - 10.1109/IPDPS.2011.375

DO - 10.1109/IPDPS.2011.375

M3 - Conference contribution

AN - SCOPUS:83455186367

SN - 9780769543857

T3 - IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum

SP - 2053

EP - 2056

BT - 2011 IEEE International Symposium on Parallel and Distributed Processing, Workshops and Phd Forum, IPDPSW 2011

ER -