TY - GEN
T1 - A CMOS linear voltage/current dual-mode imager
AU - Zheng, Yang
AU - Gruev, Viktor
AU - Van Der Spiegel, Jan
PY - 2006
Y1 - 2006
N2 - We present a CMOS image sensor capable of both voltage- and current-mode operations. Each pixel on the imager has a single transistor acting as either source follower for voltage readout, or transconductor for current readout. The two modes share the same readout lines, but have their own correlated double sampling (CDS) units for noise suppression. We also propose a novel current-mode readout technique using a velocity-saturated short-channel transistor, which achieves high linearity. The 300×200 image array is a mixture of 3 types of pixels with identical photodiodes and access switches; while the readout transistors are sized for their designated mode of operation. This ensures a fair comparison on the performance of the different modes.
AB - We present a CMOS image sensor capable of both voltage- and current-mode operations. Each pixel on the imager has a single transistor acting as either source follower for voltage readout, or transconductor for current readout. The two modes share the same readout lines, but have their own correlated double sampling (CDS) units for noise suppression. We also propose a novel current-mode readout technique using a velocity-saturated short-channel transistor, which achieves high linearity. The 300×200 image array is a mixture of 3 types of pixels with identical photodiodes and access switches; while the readout transistors are sized for their designated mode of operation. This ensures a fair comparison on the performance of the different modes.
UR - http://www.scopus.com/inward/record.url?scp=34547303495&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=34547303495&partnerID=8YFLogxK
M3 - Conference contribution
AN - SCOPUS:34547303495
SN - 0780393902
SN - 9780780393905
T3 - Proceedings - IEEE International Symposium on Circuits and Systems
SP - 3574
EP - 3577
BT - ISCAS 2006
T2 - ISCAS 2006: 2006 IEEE International Symposium on Circuits and Systems
Y2 - 21 May 2006 through 24 May 2006
ER -