A Case for Packageless Processors

Saptadeep Pal, Daniel Petrisko, Adeel A. Bajwa, Puneet Gupta, Subramanian S. Iyer, Rakesh Kumar

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Demand for increasing performance is far outpacing the capability of traditional methods for performance scaling. Disruptive solutions are needed to advance beyond incremental improvements. Traditionally, processors reside inside packages to enable PCB-based integration. We argue that packages reduce the potential memory bandwidth of a processor by at least one order of magnitude, allowable thermal design power (TDP) by up to 70%, and area efficiency by a factor of 5 to 18. Further, silicon chips have scaled well while packages have not. We propose packageless processors - processors where packages have been removed and dies directly mounted on a silicon board using a novel integration technology, Silicon Interconnection Fabric (Si-IF). We show that Si-IF-based packageless processors outperform their packaged counterparts by up to 58% (16% average), 136%(103% average), and 295% (80% average) due to increased memory bandwidth, increased allowable TDP, and reduced area respectively. We also extend the concept of packageless processing to the entire processor and memory system, where the area footprint reduction was up to 76%.

Original languageEnglish (US)
Title of host publicationProceedings - 24th IEEE International Symposium on High Performance Computer Architecture, HPCA 2018
PublisherIEEE Computer Society
Pages466-479
Number of pages14
ISBN (Electronic)9781538636596
DOIs
StatePublished - Mar 27 2018
Event24th IEEE International Symposium on High Performance Computer Architecture, HPCA 2018 - Vienna, Austria
Duration: Feb 24 2018Feb 28 2018

Publication series

NameProceedings - International Symposium on High-Performance Computer Architecture
Volume2018-February
ISSN (Print)1530-0897

Other

Other24th IEEE International Symposium on High Performance Computer Architecture, HPCA 2018
CountryAustria
CityVienna
Period2/24/182/28/18

Fingerprint

Silicon
Data storage equipment
Bandwidth
Polychlorinated biphenyls
Processing
Hot Temperature

Keywords

  • Packageless Processors
  • Silicon Interconnect Fabric

ASJC Scopus subject areas

  • Hardware and Architecture

Cite this

Pal, S., Petrisko, D., Bajwa, A. A., Gupta, P., Iyer, S. S., & Kumar, R. (2018). A Case for Packageless Processors. In Proceedings - 24th IEEE International Symposium on High Performance Computer Architecture, HPCA 2018 (pp. 466-479). (Proceedings - International Symposium on High-Performance Computer Architecture; Vol. 2018-February). IEEE Computer Society. https://doi.org/10.1109/HPCA.2018.00047

A Case for Packageless Processors. / Pal, Saptadeep; Petrisko, Daniel; Bajwa, Adeel A.; Gupta, Puneet; Iyer, Subramanian S.; Kumar, Rakesh.

Proceedings - 24th IEEE International Symposium on High Performance Computer Architecture, HPCA 2018. IEEE Computer Society, 2018. p. 466-479 (Proceedings - International Symposium on High-Performance Computer Architecture; Vol. 2018-February).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Pal, S, Petrisko, D, Bajwa, AA, Gupta, P, Iyer, SS & Kumar, R 2018, A Case for Packageless Processors. in Proceedings - 24th IEEE International Symposium on High Performance Computer Architecture, HPCA 2018. Proceedings - International Symposium on High-Performance Computer Architecture, vol. 2018-February, IEEE Computer Society, pp. 466-479, 24th IEEE International Symposium on High Performance Computer Architecture, HPCA 2018, Vienna, Austria, 2/24/18. https://doi.org/10.1109/HPCA.2018.00047
Pal S, Petrisko D, Bajwa AA, Gupta P, Iyer SS, Kumar R. A Case for Packageless Processors. In Proceedings - 24th IEEE International Symposium on High Performance Computer Architecture, HPCA 2018. IEEE Computer Society. 2018. p. 466-479. (Proceedings - International Symposium on High-Performance Computer Architecture). https://doi.org/10.1109/HPCA.2018.00047
Pal, Saptadeep ; Petrisko, Daniel ; Bajwa, Adeel A. ; Gupta, Puneet ; Iyer, Subramanian S. ; Kumar, Rakesh. / A Case for Packageless Processors. Proceedings - 24th IEEE International Symposium on High Performance Computer Architecture, HPCA 2018. IEEE Computer Society, 2018. pp. 466-479 (Proceedings - International Symposium on High-Performance Computer Architecture).
@inproceedings{846faa4c3b2644ce821d86ad4886e1b3,
title = "A Case for Packageless Processors",
abstract = "Demand for increasing performance is far outpacing the capability of traditional methods for performance scaling. Disruptive solutions are needed to advance beyond incremental improvements. Traditionally, processors reside inside packages to enable PCB-based integration. We argue that packages reduce the potential memory bandwidth of a processor by at least one order of magnitude, allowable thermal design power (TDP) by up to 70{\%}, and area efficiency by a factor of 5 to 18. Further, silicon chips have scaled well while packages have not. We propose packageless processors - processors where packages have been removed and dies directly mounted on a silicon board using a novel integration technology, Silicon Interconnection Fabric (Si-IF). We show that Si-IF-based packageless processors outperform their packaged counterparts by up to 58{\%} (16{\%} average), 136{\%}(103{\%} average), and 295{\%} (80{\%} average) due to increased memory bandwidth, increased allowable TDP, and reduced area respectively. We also extend the concept of packageless processing to the entire processor and memory system, where the area footprint reduction was up to 76{\%}.",
keywords = "Packageless Processors, Silicon Interconnect Fabric",
author = "Saptadeep Pal and Daniel Petrisko and Bajwa, {Adeel A.} and Puneet Gupta and Iyer, {Subramanian S.} and Rakesh Kumar",
year = "2018",
month = "3",
day = "27",
doi = "10.1109/HPCA.2018.00047",
language = "English (US)",
series = "Proceedings - International Symposium on High-Performance Computer Architecture",
publisher = "IEEE Computer Society",
pages = "466--479",
booktitle = "Proceedings - 24th IEEE International Symposium on High Performance Computer Architecture, HPCA 2018",

}

TY - GEN

T1 - A Case for Packageless Processors

AU - Pal, Saptadeep

AU - Petrisko, Daniel

AU - Bajwa, Adeel A.

AU - Gupta, Puneet

AU - Iyer, Subramanian S.

AU - Kumar, Rakesh

PY - 2018/3/27

Y1 - 2018/3/27

N2 - Demand for increasing performance is far outpacing the capability of traditional methods for performance scaling. Disruptive solutions are needed to advance beyond incremental improvements. Traditionally, processors reside inside packages to enable PCB-based integration. We argue that packages reduce the potential memory bandwidth of a processor by at least one order of magnitude, allowable thermal design power (TDP) by up to 70%, and area efficiency by a factor of 5 to 18. Further, silicon chips have scaled well while packages have not. We propose packageless processors - processors where packages have been removed and dies directly mounted on a silicon board using a novel integration technology, Silicon Interconnection Fabric (Si-IF). We show that Si-IF-based packageless processors outperform their packaged counterparts by up to 58% (16% average), 136%(103% average), and 295% (80% average) due to increased memory bandwidth, increased allowable TDP, and reduced area respectively. We also extend the concept of packageless processing to the entire processor and memory system, where the area footprint reduction was up to 76%.

AB - Demand for increasing performance is far outpacing the capability of traditional methods for performance scaling. Disruptive solutions are needed to advance beyond incremental improvements. Traditionally, processors reside inside packages to enable PCB-based integration. We argue that packages reduce the potential memory bandwidth of a processor by at least one order of magnitude, allowable thermal design power (TDP) by up to 70%, and area efficiency by a factor of 5 to 18. Further, silicon chips have scaled well while packages have not. We propose packageless processors - processors where packages have been removed and dies directly mounted on a silicon board using a novel integration technology, Silicon Interconnection Fabric (Si-IF). We show that Si-IF-based packageless processors outperform their packaged counterparts by up to 58% (16% average), 136%(103% average), and 295% (80% average) due to increased memory bandwidth, increased allowable TDP, and reduced area respectively. We also extend the concept of packageless processing to the entire processor and memory system, where the area footprint reduction was up to 76%.

KW - Packageless Processors

KW - Silicon Interconnect Fabric

UR - http://www.scopus.com/inward/record.url?scp=85046745925&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85046745925&partnerID=8YFLogxK

U2 - 10.1109/HPCA.2018.00047

DO - 10.1109/HPCA.2018.00047

M3 - Conference contribution

AN - SCOPUS:85046745925

T3 - Proceedings - International Symposium on High-Performance Computer Architecture

SP - 466

EP - 479

BT - Proceedings - 24th IEEE International Symposium on High Performance Computer Architecture, HPCA 2018

PB - IEEE Computer Society

ER -