A Burst-Mode Digital Receiver With Programmable Input Jitter Filtering for Energy Proportional Links

Woo Seok Choi, Tejasvi Anand, Guanghua Shu, Amr Elshazly, Pavan Kumar Hanumolu

Research output: Contribution to journalArticle

Abstract

A full-rate burst-mode receiver that achieves fast on/off operation needed for energy-proportional links is presented. By injecting input data edges into the oscillator embedded in a classical Type-II digital clock and data recovery (CDR) circuit, the proposed receiver achieves instantaneous phase-locking and input jitter filtering simultaneously. In other words, the proposed CDR combines the advantages of conventional feed-forward and feedback architectures to achieve energy-proportional operation. By controlling the number of data edges injected into the oscillator, both the jitter transfer bandwidth and the jitter tolerance corner are accurately controlled. The feedback loop also corrects for any frequency error and helps improve CDR's immunity to oscillator frequency drift during the power-on and -off states. This also improves CDR's tolerance to consecutive identical digits present in the input data. Fabricated in a 90 nm CMOS process, the prototype receiver instantaneously locks onto the very first data edge and consumes 6.1 mW at 2.2 Gb/s. Owing to its short power-on time, the receiver's energy efficiency varies only from 2.77 pJ/bit to 3.87 pJ/bit when the effective data rate is varied from 0.44 Gb/s to 2.2 Gb/s. Input sensitivity of the receiver is 36 mV for a BER of 10-12.

Original languageEnglish (US)
Article number7042350
Pages (from-to)737-748
Number of pages12
JournalIEEE Journal of Solid-State Circuits
Volume50
Issue number3
DOIs
StatePublished - Mar 1 2015

Fingerprint

Jitter
Clock and data recovery circuits (CDR circuits)
Feedback
Digital circuits
Energy efficiency
Clocks
Bandwidth
Recovery

Keywords

  • Burst-mode receiver
  • clock and data recovery
  • digital CDR
  • edge injection
  • gated VCO
  • jitter tolerance
  • jitter transfer
  • phase noise

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

A Burst-Mode Digital Receiver With Programmable Input Jitter Filtering for Energy Proportional Links. / Choi, Woo Seok; Anand, Tejasvi; Shu, Guanghua; Elshazly, Amr; Hanumolu, Pavan Kumar.

In: IEEE Journal of Solid-State Circuits, Vol. 50, No. 3, 7042350, 01.03.2015, p. 737-748.

Research output: Contribution to journalArticle

Choi, Woo Seok ; Anand, Tejasvi ; Shu, Guanghua ; Elshazly, Amr ; Hanumolu, Pavan Kumar. / A Burst-Mode Digital Receiver With Programmable Input Jitter Filtering for Energy Proportional Links. In: IEEE Journal of Solid-State Circuits. 2015 ; Vol. 50, No. 3. pp. 737-748.
@article{5732da3f20e748a39ee6059218176fde,
title = "A Burst-Mode Digital Receiver With Programmable Input Jitter Filtering for Energy Proportional Links",
abstract = "A full-rate burst-mode receiver that achieves fast on/off operation needed for energy-proportional links is presented. By injecting input data edges into the oscillator embedded in a classical Type-II digital clock and data recovery (CDR) circuit, the proposed receiver achieves instantaneous phase-locking and input jitter filtering simultaneously. In other words, the proposed CDR combines the advantages of conventional feed-forward and feedback architectures to achieve energy-proportional operation. By controlling the number of data edges injected into the oscillator, both the jitter transfer bandwidth and the jitter tolerance corner are accurately controlled. The feedback loop also corrects for any frequency error and helps improve CDR's immunity to oscillator frequency drift during the power-on and -off states. This also improves CDR's tolerance to consecutive identical digits present in the input data. Fabricated in a 90 nm CMOS process, the prototype receiver instantaneously locks onto the very first data edge and consumes 6.1 mW at 2.2 Gb/s. Owing to its short power-on time, the receiver's energy efficiency varies only from 2.77 pJ/bit to 3.87 pJ/bit when the effective data rate is varied from 0.44 Gb/s to 2.2 Gb/s. Input sensitivity of the receiver is 36 mV for a BER of 10-12.",
keywords = "Burst-mode receiver, clock and data recovery, digital CDR, edge injection, gated VCO, jitter tolerance, jitter transfer, phase noise",
author = "Choi, {Woo Seok} and Tejasvi Anand and Guanghua Shu and Amr Elshazly and Hanumolu, {Pavan Kumar}",
year = "2015",
month = "3",
day = "1",
doi = "10.1109/JSSC.2015.2390613",
language = "English (US)",
volume = "50",
pages = "737--748",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "3",

}

TY - JOUR

T1 - A Burst-Mode Digital Receiver With Programmable Input Jitter Filtering for Energy Proportional Links

AU - Choi, Woo Seok

AU - Anand, Tejasvi

AU - Shu, Guanghua

AU - Elshazly, Amr

AU - Hanumolu, Pavan Kumar

PY - 2015/3/1

Y1 - 2015/3/1

N2 - A full-rate burst-mode receiver that achieves fast on/off operation needed for energy-proportional links is presented. By injecting input data edges into the oscillator embedded in a classical Type-II digital clock and data recovery (CDR) circuit, the proposed receiver achieves instantaneous phase-locking and input jitter filtering simultaneously. In other words, the proposed CDR combines the advantages of conventional feed-forward and feedback architectures to achieve energy-proportional operation. By controlling the number of data edges injected into the oscillator, both the jitter transfer bandwidth and the jitter tolerance corner are accurately controlled. The feedback loop also corrects for any frequency error and helps improve CDR's immunity to oscillator frequency drift during the power-on and -off states. This also improves CDR's tolerance to consecutive identical digits present in the input data. Fabricated in a 90 nm CMOS process, the prototype receiver instantaneously locks onto the very first data edge and consumes 6.1 mW at 2.2 Gb/s. Owing to its short power-on time, the receiver's energy efficiency varies only from 2.77 pJ/bit to 3.87 pJ/bit when the effective data rate is varied from 0.44 Gb/s to 2.2 Gb/s. Input sensitivity of the receiver is 36 mV for a BER of 10-12.

AB - A full-rate burst-mode receiver that achieves fast on/off operation needed for energy-proportional links is presented. By injecting input data edges into the oscillator embedded in a classical Type-II digital clock and data recovery (CDR) circuit, the proposed receiver achieves instantaneous phase-locking and input jitter filtering simultaneously. In other words, the proposed CDR combines the advantages of conventional feed-forward and feedback architectures to achieve energy-proportional operation. By controlling the number of data edges injected into the oscillator, both the jitter transfer bandwidth and the jitter tolerance corner are accurately controlled. The feedback loop also corrects for any frequency error and helps improve CDR's immunity to oscillator frequency drift during the power-on and -off states. This also improves CDR's tolerance to consecutive identical digits present in the input data. Fabricated in a 90 nm CMOS process, the prototype receiver instantaneously locks onto the very first data edge and consumes 6.1 mW at 2.2 Gb/s. Owing to its short power-on time, the receiver's energy efficiency varies only from 2.77 pJ/bit to 3.87 pJ/bit when the effective data rate is varied from 0.44 Gb/s to 2.2 Gb/s. Input sensitivity of the receiver is 36 mV for a BER of 10-12.

KW - Burst-mode receiver

KW - clock and data recovery

KW - digital CDR

KW - edge injection

KW - gated VCO

KW - jitter tolerance

KW - jitter transfer

KW - phase noise

UR - http://www.scopus.com/inward/record.url?scp=85027934438&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85027934438&partnerID=8YFLogxK

U2 - 10.1109/JSSC.2015.2390613

DO - 10.1109/JSSC.2015.2390613

M3 - Article

AN - SCOPUS:85027934438

VL - 50

SP - 737

EP - 748

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 3

M1 - 7042350

ER -