A 75dB DR 50MHz BW 3rd order CT-ΔΣ modulator using VCO-based integrators

Brian Young; Karthik Reddy; Sachin Rao; Amr Elshazly; Tejasvi Anand; Pavan Kumar Hanumolu

doi:10.1109/VLSIC.2014.6858395

A 75dB DR 50MHz BW 3^rd order CT-ΔΣ modulator using VCO-based integrators

Brian Young, Karthik Reddy, Sachin Rao, Amr Elshazly, Tejasvi Anand, Pavan Kumar Hanumolu

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

A wide bandwidth, high sample rate 3^rd order continuous-time ΔΣ modulator using VCO-based integrators is presented. Non-idealities caused by VCOs at the modulator frontend are addressed using both circuit-and architecture-level techniques. Fabricated in 65nm CMOS, the prototype modulator operates at 1.28GS/s and achieves a dynamic range of 75dB, SNR of 71dB in 50MHz bandwidth, while consuming 38mW of total power.

Original language	English (US)
Title of host publication	2014 Symposium on VLSI Circuits, VLSIC 2014 - Digest of Technical Papers
Publisher	Institute of Electrical and Electronics Engineers Inc.
ISBN (Print)	9781479933273
DOIs	https://doi.org/10.1109/VLSIC.2014.6858395
State	Published - 2014
Event	28th IEEE Symposium on VLSI Circuits, VLSIC 2014 - Honolulu, HI, United States Duration: Jun 10 2014 → Jun 13 2014

Publication series

Name	IEEE Symposium on VLSI Circuits, Digest of Technical Papers

Other

Other	28th IEEE Symposium on VLSI Circuits, VLSIC 2014
Country/Territory	United States
City	Honolulu, HI
Period	6/10/14 → 6/13/14

ASJC Scopus subject areas

Electronic, Optical and Magnetic Materials
Electrical and Electronic Engineering

Online availability

10.1109/VLSIC.2014.6858395

Library availability

Discover UIUC Full Text

Cite this

Young, B., Reddy, K., Rao, S., Elshazly, A., Anand, T., & Hanumolu, P. K. (2014). A 75dB DR 50MHz BW 3^rd order CT-ΔΣ modulator using VCO-based integrators. In 2014 Symposium on VLSI Circuits, VLSIC 2014 - Digest of Technical Papers Article 6858395 (IEEE Symposium on VLSI Circuits, Digest of Technical Papers). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/VLSIC.2014.6858395

A 75dB DR 50MHz BW 3^rd order CT-ΔΣ modulator using VCO-based integrators. / Young, Brian; Reddy, Karthik; Rao, Sachin et al.
2014 Symposium on VLSI Circuits, VLSIC 2014 - Digest of Technical Papers. Institute of Electrical and Electronics Engineers Inc., 2014. 6858395 (IEEE Symposium on VLSI Circuits, Digest of Technical Papers).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Young, B, Reddy, K, Rao, S, Elshazly, A, Anand, T & Hanumolu, PK 2014, A 75dB DR 50MHz BW 3^rd order CT-ΔΣ modulator using VCO-based integrators. in 2014 Symposium on VLSI Circuits, VLSIC 2014 - Digest of Technical Papers., 6858395, IEEE Symposium on VLSI Circuits, Digest of Technical Papers, Institute of Electrical and Electronics Engineers Inc., 28th IEEE Symposium on VLSI Circuits, VLSIC 2014, Honolulu, HI, United States, 6/10/14. https://doi.org/10.1109/VLSIC.2014.6858395

Young B, Reddy K, Rao S, Elshazly A, Anand T, Hanumolu PK. A 75dB DR 50MHz BW 3^rd order CT-ΔΣ modulator using VCO-based integrators. In 2014 Symposium on VLSI Circuits, VLSIC 2014 - Digest of Technical Papers. Institute of Electrical and Electronics Engineers Inc. 2014. 6858395. (IEEE Symposium on VLSI Circuits, Digest of Technical Papers). doi: 10.1109/VLSIC.2014.6858395

@inproceedings{0670331d683844f1b15f505d3de411ee,

title = "A 75dB DR 50MHz BW 3rd order CT-ΔΣ modulator using VCO-based integrators",

abstract = "A wide bandwidth, high sample rate 3rd order continuous-time ΔΣ modulator using VCO-based integrators is presented. Non-idealities caused by VCOs at the modulator frontend are addressed using both circuit-and architecture-level techniques. Fabricated in 65nm CMOS, the prototype modulator operates at 1.28GS/s and achieves a dynamic range of 75dB, SNR of 71dB in 50MHz bandwidth, while consuming 38mW of total power.",

author = "Brian Young and Karthik Reddy and Sachin Rao and Amr Elshazly and Tejasvi Anand and Hanumolu, {Pavan Kumar}",

year = "2014",

doi = "10.1109/VLSIC.2014.6858395",

language = "English (US)",

isbn = "9781479933273",

series = "IEEE Symposium on VLSI Circuits, Digest of Technical Papers",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

booktitle = "2014 Symposium on VLSI Circuits, VLSIC 2014 - Digest of Technical Papers",

address = "United States",

note = "28th IEEE Symposium on VLSI Circuits, VLSIC 2014 ; Conference date: 10-06-2014 Through 13-06-2014",

}

TY - GEN

T1 - A 75dB DR 50MHz BW 3rd order CT-ΔΣ modulator using VCO-based integrators

AU - Young, Brian

AU - Reddy, Karthik

AU - Rao, Sachin

AU - Elshazly, Amr

AU - Anand, Tejasvi

AU - Hanumolu, Pavan Kumar

PY - 2014

Y1 - 2014

N2 - A wide bandwidth, high sample rate 3rd order continuous-time ΔΣ modulator using VCO-based integrators is presented. Non-idealities caused by VCOs at the modulator frontend are addressed using both circuit-and architecture-level techniques. Fabricated in 65nm CMOS, the prototype modulator operates at 1.28GS/s and achieves a dynamic range of 75dB, SNR of 71dB in 50MHz bandwidth, while consuming 38mW of total power.

AB - A wide bandwidth, high sample rate 3rd order continuous-time ΔΣ modulator using VCO-based integrators is presented. Non-idealities caused by VCOs at the modulator frontend are addressed using both circuit-and architecture-level techniques. Fabricated in 65nm CMOS, the prototype modulator operates at 1.28GS/s and achieves a dynamic range of 75dB, SNR of 71dB in 50MHz bandwidth, while consuming 38mW of total power.

UR - http://www.scopus.com/inward/record.url?scp=84905641301&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84905641301&partnerID=8YFLogxK

U2 - 10.1109/VLSIC.2014.6858395

DO - 10.1109/VLSIC.2014.6858395

M3 - Conference contribution

AN - SCOPUS:84905641301

SN - 9781479933273

T3 - IEEE Symposium on VLSI Circuits, Digest of Technical Papers

BT - 2014 Symposium on VLSI Circuits, VLSIC 2014 - Digest of Technical Papers

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 28th IEEE Symposium on VLSI Circuits, VLSIC 2014

Y2 - 10 June 2014 through 13 June 2014

ER -