A 6.75-to-8.25GHz, 250fsrms-integrated-jitter 3.25mW rapid on/off PVT-insensitive fractional-N injection-locked clock multiplier in 65nm CMOS

Ahmed Elkholy, Ahmed Elmallah, Mohamed Elzeftawi, Ken Chang, Pavan Kumar Hanumolu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Injection-locked clock multipliers (ILCMs) achieve superior phase noise compared to conventional PLLs [1, 2]. In its simplest form, an ILCM is an oscillator into which a train of narrow pulses is injected at reference frequency FREF as shown in Fig. 10.6.1. If the free-running frequency, FFR, of the oscillator is tuned close to NFREF (N=4, in Fig. 10.6.1), injected pulses phase lock the oscillator and greatly suppress its close-in phase noise. However, any deviation of FFR from NFREF degrades spurious/jitter performance, making ILCM performance sensitive to PVT variations. A frequency-tracking loop (FTL) was used to continuously tune FFR to be close to NFREF and achieve excellent jitter performance (4psrms) due to mismatch between delay stages. In this work, we seek to overcome this fundamental limitation of conventional ILCMs and extend their benefits to fractional-N ILCMs.

Original languageEnglish (US)
Title of host publication2016 IEEE International Solid-State Circuits Conference, ISSCC 2016
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages192-193
Number of pages2
ISBN (Electronic)9781467394666
DOIs
StatePublished - Feb 23 2016
Event63rd IEEE International Solid-State Circuits Conference, ISSCC 2016 - San Francisco, United States
Duration: Jan 31 2016Feb 4 2016

Publication series

NameDigest of Technical Papers - IEEE International Solid-State Circuits Conference
Volume59
ISSN (Print)0193-6530

Other

Other63rd IEEE International Solid-State Circuits Conference, ISSCC 2016
CountryUnited States
CitySan Francisco
Period1/31/162/4/16

Fingerprint

Jitter
Clocks
Phase noise
Phase locked loops

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

Elkholy, A., Elmallah, A., Elzeftawi, M., Chang, K., & Hanumolu, P. K. (2016). A 6.75-to-8.25GHz, 250fsrms-integrated-jitter 3.25mW rapid on/off PVT-insensitive fractional-N injection-locked clock multiplier in 65nm CMOS. In 2016 IEEE International Solid-State Circuits Conference, ISSCC 2016 (pp. 192-193). [7417972] (Digest of Technical Papers - IEEE International Solid-State Circuits Conference; Vol. 59). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISSCC.2016.7417972

A 6.75-to-8.25GHz, 250fsrms-integrated-jitter 3.25mW rapid on/off PVT-insensitive fractional-N injection-locked clock multiplier in 65nm CMOS. / Elkholy, Ahmed; Elmallah, Ahmed; Elzeftawi, Mohamed; Chang, Ken; Hanumolu, Pavan Kumar.

2016 IEEE International Solid-State Circuits Conference, ISSCC 2016. Institute of Electrical and Electronics Engineers Inc., 2016. p. 192-193 7417972 (Digest of Technical Papers - IEEE International Solid-State Circuits Conference; Vol. 59).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Elkholy, A, Elmallah, A, Elzeftawi, M, Chang, K & Hanumolu, PK 2016, A 6.75-to-8.25GHz, 250fsrms-integrated-jitter 3.25mW rapid on/off PVT-insensitive fractional-N injection-locked clock multiplier in 65nm CMOS. in 2016 IEEE International Solid-State Circuits Conference, ISSCC 2016., 7417972, Digest of Technical Papers - IEEE International Solid-State Circuits Conference, vol. 59, Institute of Electrical and Electronics Engineers Inc., pp. 192-193, 63rd IEEE International Solid-State Circuits Conference, ISSCC 2016, San Francisco, United States, 1/31/16. https://doi.org/10.1109/ISSCC.2016.7417972
Elkholy A, Elmallah A, Elzeftawi M, Chang K, Hanumolu PK. A 6.75-to-8.25GHz, 250fsrms-integrated-jitter 3.25mW rapid on/off PVT-insensitive fractional-N injection-locked clock multiplier in 65nm CMOS. In 2016 IEEE International Solid-State Circuits Conference, ISSCC 2016. Institute of Electrical and Electronics Engineers Inc. 2016. p. 192-193. 7417972. (Digest of Technical Papers - IEEE International Solid-State Circuits Conference). https://doi.org/10.1109/ISSCC.2016.7417972
Elkholy, Ahmed ; Elmallah, Ahmed ; Elzeftawi, Mohamed ; Chang, Ken ; Hanumolu, Pavan Kumar. / A 6.75-to-8.25GHz, 250fsrms-integrated-jitter 3.25mW rapid on/off PVT-insensitive fractional-N injection-locked clock multiplier in 65nm CMOS. 2016 IEEE International Solid-State Circuits Conference, ISSCC 2016. Institute of Electrical and Electronics Engineers Inc., 2016. pp. 192-193 (Digest of Technical Papers - IEEE International Solid-State Circuits Conference).
@inproceedings{1d11285a4de643c1a388087f98172305,
title = "A 6.75-to-8.25GHz, 250fsrms-integrated-jitter 3.25mW rapid on/off PVT-insensitive fractional-N injection-locked clock multiplier in 65nm CMOS",
abstract = "Injection-locked clock multipliers (ILCMs) achieve superior phase noise compared to conventional PLLs [1, 2]. In its simplest form, an ILCM is an oscillator into which a train of narrow pulses is injected at reference frequency FREF as shown in Fig. 10.6.1. If the free-running frequency, FFR, of the oscillator is tuned close to NFREF (N=4, in Fig. 10.6.1), injected pulses phase lock the oscillator and greatly suppress its close-in phase noise. However, any deviation of FFR from NFREF degrades spurious/jitter performance, making ILCM performance sensitive to PVT variations. A frequency-tracking loop (FTL) was used to continuously tune FFR to be close to NFREF and achieve excellent jitter performance (4psrms) due to mismatch between delay stages. In this work, we seek to overcome this fundamental limitation of conventional ILCMs and extend their benefits to fractional-N ILCMs.",
author = "Ahmed Elkholy and Ahmed Elmallah and Mohamed Elzeftawi and Ken Chang and Hanumolu, {Pavan Kumar}",
year = "2016",
month = "2",
day = "23",
doi = "10.1109/ISSCC.2016.7417972",
language = "English (US)",
series = "Digest of Technical Papers - IEEE International Solid-State Circuits Conference",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "192--193",
booktitle = "2016 IEEE International Solid-State Circuits Conference, ISSCC 2016",
address = "United States",

}

TY - GEN

T1 - A 6.75-to-8.25GHz, 250fsrms-integrated-jitter 3.25mW rapid on/off PVT-insensitive fractional-N injection-locked clock multiplier in 65nm CMOS

AU - Elkholy, Ahmed

AU - Elmallah, Ahmed

AU - Elzeftawi, Mohamed

AU - Chang, Ken

AU - Hanumolu, Pavan Kumar

PY - 2016/2/23

Y1 - 2016/2/23

N2 - Injection-locked clock multipliers (ILCMs) achieve superior phase noise compared to conventional PLLs [1, 2]. In its simplest form, an ILCM is an oscillator into which a train of narrow pulses is injected at reference frequency FREF as shown in Fig. 10.6.1. If the free-running frequency, FFR, of the oscillator is tuned close to NFREF (N=4, in Fig. 10.6.1), injected pulses phase lock the oscillator and greatly suppress its close-in phase noise. However, any deviation of FFR from NFREF degrades spurious/jitter performance, making ILCM performance sensitive to PVT variations. A frequency-tracking loop (FTL) was used to continuously tune FFR to be close to NFREF and achieve excellent jitter performance (4psrms) due to mismatch between delay stages. In this work, we seek to overcome this fundamental limitation of conventional ILCMs and extend their benefits to fractional-N ILCMs.

AB - Injection-locked clock multipliers (ILCMs) achieve superior phase noise compared to conventional PLLs [1, 2]. In its simplest form, an ILCM is an oscillator into which a train of narrow pulses is injected at reference frequency FREF as shown in Fig. 10.6.1. If the free-running frequency, FFR, of the oscillator is tuned close to NFREF (N=4, in Fig. 10.6.1), injected pulses phase lock the oscillator and greatly suppress its close-in phase noise. However, any deviation of FFR from NFREF degrades spurious/jitter performance, making ILCM performance sensitive to PVT variations. A frequency-tracking loop (FTL) was used to continuously tune FFR to be close to NFREF and achieve excellent jitter performance (4psrms) due to mismatch between delay stages. In this work, we seek to overcome this fundamental limitation of conventional ILCMs and extend their benefits to fractional-N ILCMs.

UR - http://www.scopus.com/inward/record.url?scp=84962784344&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84962784344&partnerID=8YFLogxK

U2 - 10.1109/ISSCC.2016.7417972

DO - 10.1109/ISSCC.2016.7417972

M3 - Conference contribution

AN - SCOPUS:84962784344

T3 - Digest of Technical Papers - IEEE International Solid-State Circuits Conference

SP - 192

EP - 193

BT - 2016 IEEE International Solid-State Circuits Conference, ISSCC 2016

PB - Institute of Electrical and Electronics Engineers Inc.

ER -