A 5GHz 370fsrms 6.5mW clock multiplier using a crystal-oscillator frequency quadrupler in 65nm CMOS

Karim M. Megawer, Ahmed Elkholy, Daniel Coombs, Mostafa G. Ahmed, Ahmed Elmallah, Pavan Kumar Hanumolu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Phase noise performance of ring-oscillator-based (RO-based) clock multipliers is typically limited by oscillator noise. The most power-efficient method for improving the phase noise of such clock multipliers is by increasing the oscillator noise suppression bandwidth (FBW). While FBW depends on the type of clock multiplier, the maximum achievable FBW is limited by the reference frequency (Fref). For instance, in phase-locked loops (PLLs) FBW = Fref/10, while multiplying delay-locked loops (MDLLs) [1] and injection-locked clock multipliers (ILCMs) [2] can achieve FBW of Fref/4 and Fref/6, respectively. Exploiting this behavior, the MDLL in [1] and the ILCM in [2] achieved excellent performance at the expense of using a high-frequency low-noise reference (REF) clock and a small multiplication factor (N < 10). One promising way to reduce Fref in MDLLs/ILCMs involves increasing the injection rate by using both the positive and negative edges of the REF clock [3, 4] but at the cost of making jitter/spurious performance susceptible to duty cycle errors in the REF clock. While [3] demonstrated an effective means to correct such errors, it still needed a relatively high Fref of 125MHz. In view of this, we present a method to quadruple the frequency of a conventional 54MHz Pierce XO and demonstrate its application using an RO-based ILCM achieving less than 370fsrms integrated jitter at a 5GHz output. The proposed quadrupler acts as a low noise XO frequency multiplier and can be used to increase the bandwidth of MDLLs and ring/LC-based integer-or fractional-N PLLs also.

Original languageEnglish (US)
Title of host publication2018 IEEE International Solid-State Circuits Conference, ISSCC 2018
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages392-394
Number of pages3
ISBN (Electronic)9781509049394
DOIs
StatePublished - Mar 8 2018
Event65th IEEE International Solid-State Circuits Conference, ISSCC 2018 - San Francisco, United States
Duration: Feb 11 2018Feb 15 2018

Publication series

NameDigest of Technical Papers - IEEE International Solid-State Circuits Conference
Volume61
ISSN (Print)0193-6530

Other

Other65th IEEE International Solid-State Circuits Conference, ISSCC 2018
CountryUnited States
CitySan Francisco
Period2/11/182/15/18

Fingerprint

Crystal oscillators
Clocks
Spurious signal noise
Phase locked loops
Phase noise
Jitter
Frequency multiplying circuits
Bandwidth

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

Megawer, K. M., Elkholy, A., Coombs, D., Ahmed, M. G., Elmallah, A., & Hanumolu, P. K. (2018). A 5GHz 370fsrms 6.5mW clock multiplier using a crystal-oscillator frequency quadrupler in 65nm CMOS. In 2018 IEEE International Solid-State Circuits Conference, ISSCC 2018 (pp. 392-394). (Digest of Technical Papers - IEEE International Solid-State Circuits Conference; Vol. 61). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISSCC.2018.8310349

A 5GHz 370fsrms 6.5mW clock multiplier using a crystal-oscillator frequency quadrupler in 65nm CMOS. / Megawer, Karim M.; Elkholy, Ahmed; Coombs, Daniel; Ahmed, Mostafa G.; Elmallah, Ahmed; Hanumolu, Pavan Kumar.

2018 IEEE International Solid-State Circuits Conference, ISSCC 2018. Institute of Electrical and Electronics Engineers Inc., 2018. p. 392-394 (Digest of Technical Papers - IEEE International Solid-State Circuits Conference; Vol. 61).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Megawer, KM, Elkholy, A, Coombs, D, Ahmed, MG, Elmallah, A & Hanumolu, PK 2018, A 5GHz 370fsrms 6.5mW clock multiplier using a crystal-oscillator frequency quadrupler in 65nm CMOS. in 2018 IEEE International Solid-State Circuits Conference, ISSCC 2018. Digest of Technical Papers - IEEE International Solid-State Circuits Conference, vol. 61, Institute of Electrical and Electronics Engineers Inc., pp. 392-394, 65th IEEE International Solid-State Circuits Conference, ISSCC 2018, San Francisco, United States, 2/11/18. https://doi.org/10.1109/ISSCC.2018.8310349
Megawer KM, Elkholy A, Coombs D, Ahmed MG, Elmallah A, Hanumolu PK. A 5GHz 370fsrms 6.5mW clock multiplier using a crystal-oscillator frequency quadrupler in 65nm CMOS. In 2018 IEEE International Solid-State Circuits Conference, ISSCC 2018. Institute of Electrical and Electronics Engineers Inc. 2018. p. 392-394. (Digest of Technical Papers - IEEE International Solid-State Circuits Conference). https://doi.org/10.1109/ISSCC.2018.8310349
Megawer, Karim M. ; Elkholy, Ahmed ; Coombs, Daniel ; Ahmed, Mostafa G. ; Elmallah, Ahmed ; Hanumolu, Pavan Kumar. / A 5GHz 370fsrms 6.5mW clock multiplier using a crystal-oscillator frequency quadrupler in 65nm CMOS. 2018 IEEE International Solid-State Circuits Conference, ISSCC 2018. Institute of Electrical and Electronics Engineers Inc., 2018. pp. 392-394 (Digest of Technical Papers - IEEE International Solid-State Circuits Conference).
@inproceedings{6b2c2f9ec46545c2b404db8324ad8e50,
title = "A 5GHz 370fsrms 6.5mW clock multiplier using a crystal-oscillator frequency quadrupler in 65nm CMOS",
abstract = "Phase noise performance of ring-oscillator-based (RO-based) clock multipliers is typically limited by oscillator noise. The most power-efficient method for improving the phase noise of such clock multipliers is by increasing the oscillator noise suppression bandwidth (FBW). While FBW depends on the type of clock multiplier, the maximum achievable FBW is limited by the reference frequency (Fref). For instance, in phase-locked loops (PLLs) FBW = Fref/10, while multiplying delay-locked loops (MDLLs) [1] and injection-locked clock multipliers (ILCMs) [2] can achieve FBW of Fref/4 and Fref/6, respectively. Exploiting this behavior, the MDLL in [1] and the ILCM in [2] achieved excellent performance at the expense of using a high-frequency low-noise reference (REF) clock and a small multiplication factor (N < 10). One promising way to reduce Fref in MDLLs/ILCMs involves increasing the injection rate by using both the positive and negative edges of the REF clock [3, 4] but at the cost of making jitter/spurious performance susceptible to duty cycle errors in the REF clock. While [3] demonstrated an effective means to correct such errors, it still needed a relatively high Fref of 125MHz. In view of this, we present a method to quadruple the frequency of a conventional 54MHz Pierce XO and demonstrate its application using an RO-based ILCM achieving less than 370fsrms integrated jitter at a 5GHz output. The proposed quadrupler acts as a low noise XO frequency multiplier and can be used to increase the bandwidth of MDLLs and ring/LC-based integer-or fractional-N PLLs also.",
author = "Megawer, {Karim M.} and Ahmed Elkholy and Daniel Coombs and Ahmed, {Mostafa G.} and Ahmed Elmallah and Hanumolu, {Pavan Kumar}",
year = "2018",
month = "3",
day = "8",
doi = "10.1109/ISSCC.2018.8310349",
language = "English (US)",
series = "Digest of Technical Papers - IEEE International Solid-State Circuits Conference",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "392--394",
booktitle = "2018 IEEE International Solid-State Circuits Conference, ISSCC 2018",
address = "United States",

}

TY - GEN

T1 - A 5GHz 370fsrms 6.5mW clock multiplier using a crystal-oscillator frequency quadrupler in 65nm CMOS

AU - Megawer, Karim M.

AU - Elkholy, Ahmed

AU - Coombs, Daniel

AU - Ahmed, Mostafa G.

AU - Elmallah, Ahmed

AU - Hanumolu, Pavan Kumar

PY - 2018/3/8

Y1 - 2018/3/8

N2 - Phase noise performance of ring-oscillator-based (RO-based) clock multipliers is typically limited by oscillator noise. The most power-efficient method for improving the phase noise of such clock multipliers is by increasing the oscillator noise suppression bandwidth (FBW). While FBW depends on the type of clock multiplier, the maximum achievable FBW is limited by the reference frequency (Fref). For instance, in phase-locked loops (PLLs) FBW = Fref/10, while multiplying delay-locked loops (MDLLs) [1] and injection-locked clock multipliers (ILCMs) [2] can achieve FBW of Fref/4 and Fref/6, respectively. Exploiting this behavior, the MDLL in [1] and the ILCM in [2] achieved excellent performance at the expense of using a high-frequency low-noise reference (REF) clock and a small multiplication factor (N < 10). One promising way to reduce Fref in MDLLs/ILCMs involves increasing the injection rate by using both the positive and negative edges of the REF clock [3, 4] but at the cost of making jitter/spurious performance susceptible to duty cycle errors in the REF clock. While [3] demonstrated an effective means to correct such errors, it still needed a relatively high Fref of 125MHz. In view of this, we present a method to quadruple the frequency of a conventional 54MHz Pierce XO and demonstrate its application using an RO-based ILCM achieving less than 370fsrms integrated jitter at a 5GHz output. The proposed quadrupler acts as a low noise XO frequency multiplier and can be used to increase the bandwidth of MDLLs and ring/LC-based integer-or fractional-N PLLs also.

AB - Phase noise performance of ring-oscillator-based (RO-based) clock multipliers is typically limited by oscillator noise. The most power-efficient method for improving the phase noise of such clock multipliers is by increasing the oscillator noise suppression bandwidth (FBW). While FBW depends on the type of clock multiplier, the maximum achievable FBW is limited by the reference frequency (Fref). For instance, in phase-locked loops (PLLs) FBW = Fref/10, while multiplying delay-locked loops (MDLLs) [1] and injection-locked clock multipliers (ILCMs) [2] can achieve FBW of Fref/4 and Fref/6, respectively. Exploiting this behavior, the MDLL in [1] and the ILCM in [2] achieved excellent performance at the expense of using a high-frequency low-noise reference (REF) clock and a small multiplication factor (N < 10). One promising way to reduce Fref in MDLLs/ILCMs involves increasing the injection rate by using both the positive and negative edges of the REF clock [3, 4] but at the cost of making jitter/spurious performance susceptible to duty cycle errors in the REF clock. While [3] demonstrated an effective means to correct such errors, it still needed a relatively high Fref of 125MHz. In view of this, we present a method to quadruple the frequency of a conventional 54MHz Pierce XO and demonstrate its application using an RO-based ILCM achieving less than 370fsrms integrated jitter at a 5GHz output. The proposed quadrupler acts as a low noise XO frequency multiplier and can be used to increase the bandwidth of MDLLs and ring/LC-based integer-or fractional-N PLLs also.

UR - http://www.scopus.com/inward/record.url?scp=85046481910&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85046481910&partnerID=8YFLogxK

U2 - 10.1109/ISSCC.2018.8310349

DO - 10.1109/ISSCC.2018.8310349

M3 - Conference contribution

AN - SCOPUS:85046481910

T3 - Digest of Technical Papers - IEEE International Solid-State Circuits Conference

SP - 392

EP - 394

BT - 2018 IEEE International Solid-State Circuits Conference, ISSCC 2018

PB - Institute of Electrical and Electronics Engineers Inc.

ER -