A 4.25GHz-4.75GHz calibration-free fractional-N ring PLL using hybrid phase/current-mode phase interpolator with 13.2dB phase noise improvement

Romesh Kumar Nandwana, Tejasvi Anand, Saurabh Saxena, Seong Joong Kim, Mrunmay Talegaonkar, Ahmed Elkholy, Woo Seok Choi, Amr Elshazly, Pavan Kumar Hanumolu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

A calibration-free ring oscillator based fractional-N clock multiplier using hybrid phase/current-mode phase interpolator is presented. Fabricated in 65nm CMOS process, the prototype generates fractional frequencies from 4.25GHz-to-4.75GHz with in-band noise floor of-104dBc/Hz and 1.5ps integrated jitter. The clock multiplier achieves power efficiency of 2.4mW/GHz and FoM of-225.8dB.

Original languageEnglish (US)
Title of host publication2014 Symposium on VLSI Circuits, VLSIC 2014 - Digest of Technical Papers
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Print)9781479933273
DOIs
StatePublished - Jan 1 2014
Event28th IEEE Symposium on VLSI Circuits, VLSIC 2014 - Honolulu, HI, United States
Duration: Jun 10 2014Jun 13 2014

Publication series

NameIEEE Symposium on VLSI Circuits, Digest of Technical Papers

Other

Other28th IEEE Symposium on VLSI Circuits, VLSIC 2014
CountryUnited States
CityHonolulu, HI
Period6/10/146/13/14

Fingerprint

Phase locked loops
Phase noise
Clocks
Calibration
Jitter

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

Nandwana, R. K., Anand, T., Saxena, S., Kim, S. J., Talegaonkar, M., Elkholy, A., ... Hanumolu, P. K. (2014). A 4.25GHz-4.75GHz calibration-free fractional-N ring PLL using hybrid phase/current-mode phase interpolator with 13.2dB phase noise improvement. In 2014 Symposium on VLSI Circuits, VLSIC 2014 - Digest of Technical Papers [6858446] (IEEE Symposium on VLSI Circuits, Digest of Technical Papers). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/VLSIC.2014.6858446

A 4.25GHz-4.75GHz calibration-free fractional-N ring PLL using hybrid phase/current-mode phase interpolator with 13.2dB phase noise improvement. / Nandwana, Romesh Kumar; Anand, Tejasvi; Saxena, Saurabh; Kim, Seong Joong; Talegaonkar, Mrunmay; Elkholy, Ahmed; Choi, Woo Seok; Elshazly, Amr; Hanumolu, Pavan Kumar.

2014 Symposium on VLSI Circuits, VLSIC 2014 - Digest of Technical Papers. Institute of Electrical and Electronics Engineers Inc., 2014. 6858446 (IEEE Symposium on VLSI Circuits, Digest of Technical Papers).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Nandwana, RK, Anand, T, Saxena, S, Kim, SJ, Talegaonkar, M, Elkholy, A, Choi, WS, Elshazly, A & Hanumolu, PK 2014, A 4.25GHz-4.75GHz calibration-free fractional-N ring PLL using hybrid phase/current-mode phase interpolator with 13.2dB phase noise improvement. in 2014 Symposium on VLSI Circuits, VLSIC 2014 - Digest of Technical Papers., 6858446, IEEE Symposium on VLSI Circuits, Digest of Technical Papers, Institute of Electrical and Electronics Engineers Inc., 28th IEEE Symposium on VLSI Circuits, VLSIC 2014, Honolulu, HI, United States, 6/10/14. https://doi.org/10.1109/VLSIC.2014.6858446
Nandwana RK, Anand T, Saxena S, Kim SJ, Talegaonkar M, Elkholy A et al. A 4.25GHz-4.75GHz calibration-free fractional-N ring PLL using hybrid phase/current-mode phase interpolator with 13.2dB phase noise improvement. In 2014 Symposium on VLSI Circuits, VLSIC 2014 - Digest of Technical Papers. Institute of Electrical and Electronics Engineers Inc. 2014. 6858446. (IEEE Symposium on VLSI Circuits, Digest of Technical Papers). https://doi.org/10.1109/VLSIC.2014.6858446
Nandwana, Romesh Kumar ; Anand, Tejasvi ; Saxena, Saurabh ; Kim, Seong Joong ; Talegaonkar, Mrunmay ; Elkholy, Ahmed ; Choi, Woo Seok ; Elshazly, Amr ; Hanumolu, Pavan Kumar. / A 4.25GHz-4.75GHz calibration-free fractional-N ring PLL using hybrid phase/current-mode phase interpolator with 13.2dB phase noise improvement. 2014 Symposium on VLSI Circuits, VLSIC 2014 - Digest of Technical Papers. Institute of Electrical and Electronics Engineers Inc., 2014. (IEEE Symposium on VLSI Circuits, Digest of Technical Papers).
@inproceedings{0dd24fb4a8954980a66a4dcd765cfaf8,
title = "A 4.25GHz-4.75GHz calibration-free fractional-N ring PLL using hybrid phase/current-mode phase interpolator with 13.2dB phase noise improvement",
abstract = "A calibration-free ring oscillator based fractional-N clock multiplier using hybrid phase/current-mode phase interpolator is presented. Fabricated in 65nm CMOS process, the prototype generates fractional frequencies from 4.25GHz-to-4.75GHz with in-band noise floor of-104dBc/Hz and 1.5ps integrated jitter. The clock multiplier achieves power efficiency of 2.4mW/GHz and FoM of-225.8dB.",
author = "Nandwana, {Romesh Kumar} and Tejasvi Anand and Saurabh Saxena and Kim, {Seong Joong} and Mrunmay Talegaonkar and Ahmed Elkholy and Choi, {Woo Seok} and Amr Elshazly and Hanumolu, {Pavan Kumar}",
year = "2014",
month = "1",
day = "1",
doi = "10.1109/VLSIC.2014.6858446",
language = "English (US)",
isbn = "9781479933273",
series = "IEEE Symposium on VLSI Circuits, Digest of Technical Papers",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
booktitle = "2014 Symposium on VLSI Circuits, VLSIC 2014 - Digest of Technical Papers",
address = "United States",

}

TY - GEN

T1 - A 4.25GHz-4.75GHz calibration-free fractional-N ring PLL using hybrid phase/current-mode phase interpolator with 13.2dB phase noise improvement

AU - Nandwana, Romesh Kumar

AU - Anand, Tejasvi

AU - Saxena, Saurabh

AU - Kim, Seong Joong

AU - Talegaonkar, Mrunmay

AU - Elkholy, Ahmed

AU - Choi, Woo Seok

AU - Elshazly, Amr

AU - Hanumolu, Pavan Kumar

PY - 2014/1/1

Y1 - 2014/1/1

N2 - A calibration-free ring oscillator based fractional-N clock multiplier using hybrid phase/current-mode phase interpolator is presented. Fabricated in 65nm CMOS process, the prototype generates fractional frequencies from 4.25GHz-to-4.75GHz with in-band noise floor of-104dBc/Hz and 1.5ps integrated jitter. The clock multiplier achieves power efficiency of 2.4mW/GHz and FoM of-225.8dB.

AB - A calibration-free ring oscillator based fractional-N clock multiplier using hybrid phase/current-mode phase interpolator is presented. Fabricated in 65nm CMOS process, the prototype generates fractional frequencies from 4.25GHz-to-4.75GHz with in-band noise floor of-104dBc/Hz and 1.5ps integrated jitter. The clock multiplier achieves power efficiency of 2.4mW/GHz and FoM of-225.8dB.

UR - http://www.scopus.com/inward/record.url?scp=84905652749&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84905652749&partnerID=8YFLogxK

U2 - 10.1109/VLSIC.2014.6858446

DO - 10.1109/VLSIC.2014.6858446

M3 - Conference contribution

AN - SCOPUS:84905652749

SN - 9781479933273

T3 - IEEE Symposium on VLSI Circuits, Digest of Technical Papers

BT - 2014 Symposium on VLSI Circuits, VLSIC 2014 - Digest of Technical Papers

PB - Institute of Electrical and Electronics Engineers Inc.

ER -