A 3.3V 500mA digital Buck-Boost converter with 92% peak efficiency using constant ON/OFF time delta-sigma fractional-N control

Qadeer Khan, Sachin Rao, Damian Swank, Arun Rao, William McIntyre, Sarvesh Bang, Pavan K. Hanumolu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

A digitally controlled Buck-Boost converter uses a fully synthesized constant ON/OFF time-based fractional-N controller to regulate the output over a 3.3V-to-5.5V input voltage range. The proposed architecture does not use either a high resolution digital pulse width modulator or an analog to digital converter. Fabricated in a 500nm CMOS process, the prototype achieves a peak efficiency of 92% at 500mA load current. The use of a smaller inductor and no external compensation capacitor makes the proposed solution highly cost effective.

Original languageEnglish (US)
Title of host publicationESSCIRC 2011 - Proceedings of the 37th European Solid-State Circuits Conference
Pages439-442
Number of pages4
DOIs
StatePublished - Dec 12 2011
Externally publishedYes
Event37th European Solid-State Circuits Conference, ESSCIRC 2011 - Helsinki, Finland
Duration: Sep 12 2011Sep 16 2011

Publication series

NameEuropean Solid-State Circuits Conference
ISSN (Print)1930-8833

Other

Other37th European Solid-State Circuits Conference, ESSCIRC 2011
Country/TerritoryFinland
CityHelsinki
Period9/12/119/16/11

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'A 3.3V 500mA digital Buck-Boost converter with 92% peak efficiency using constant ON/OFF time delta-sigma fractional-N control'. Together they form a unique fingerprint.

Cite this