A 3.2GHz 405fsrmsjitter-237.2dB-FoMJITring-based fractional-N synthesizer using two-step quantization noise cancellation and piecewise-linear nonlinearity correction

Ahmed Elmallah; Junheng Zhu; Amr Khashaba; Karim Megawer; Ahmed Elkholy; Pavan Kumar Hanumolu

doi:10.1109/CICC51472.2021.9431439

A 3.2GHz 405fs_rmsjitter-237.2dB-FoM_JITring-based fractional-N synthesizer using two-step quantization noise cancellation and piecewise-linear nonlinearity correction

Ahmed Elmallah, Junheng Zhu, Amr Khashaba, Karim Megawer, Ahmed Elkholy, Pavan Kumar Hanumolu

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

Serial I/O interfaces consist of many SerDes cores integrated on a single ASIC to meet the data throughput demands of modern digital computer systems. The narrow lane spacing between the tightly integrated SerDes cores causes inevitable electromagnetic (EM) coupling between the inductors used in LC oscillators, which becomes more pronounced when the adjacent lanes are operating at slightly different data rates. In such scenarios, ring-oscillator (RO) based synthesizers become very attractive as they offer many advantages over their LC-oscillator counterparts. They provide wide tuning range, occupy smaller area, provide multi-phase clocks, and are less susceptible to EM coupling. While these attributes are appealing, their poor phase noise performance has precluded their usage in high data rate applications.

Original language	English (US)
Title of host publication	2021 IEEE Custom Integrated Circuits Conference, CICC 2021 - Proceedings
Publisher	Institute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)	9781728175812
DOIs	https://doi.org/10.1109/CICC51472.2021.9431439
State	Published - Apr 2021
Event	2021 IEEE Custom Integrated Circuits Conference, CICC 2021 - Virtual, Austin, United States Duration: Apr 25 2021 → Apr 30 2021

Publication series

Name	Proceedings of the Custom Integrated Circuits Conference
Volume	2021-April
ISSN (Print)	0886-5930

Conference

Conference	2021 IEEE Custom Integrated Circuits Conference, CICC 2021
Country/Territory	United States
City	Virtual, Austin
Period	4/25/21 → 4/30/21

ASJC Scopus subject areas

Electrical and Electronic Engineering

Online availability

10.1109/CICC51472.2021.9431439

Library availability

Discover UIUC Full Text

Cite this

Elmallah, A., Zhu, J., Khashaba, A., Megawer, K., Elkholy, A., & Hanumolu, P. K. (2021). A 3.2GHz 405fs_rmsjitter-237.2dB-FoM_JITring-based fractional-N synthesizer using two-step quantization noise cancellation and piecewise-linear nonlinearity correction. In 2021 IEEE Custom Integrated Circuits Conference, CICC 2021 - Proceedings Article 9431439 (Proceedings of the Custom Integrated Circuits Conference; Vol. 2021-April). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/CICC51472.2021.9431439

A 3.2GHz 405fs_rmsjitter-237.2dB-FoM_JITring-based fractional-N synthesizer using two-step quantization noise cancellation and piecewise-linear nonlinearity correction. / Elmallah, Ahmed; Zhu, Junheng; Khashaba, Amr et al.
2021 IEEE Custom Integrated Circuits Conference, CICC 2021 - Proceedings. Institute of Electrical and Electronics Engineers Inc., 2021. 9431439 (Proceedings of the Custom Integrated Circuits Conference; Vol. 2021-April).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Elmallah, A, Zhu, J, Khashaba, A, Megawer, K, Elkholy, A & Hanumolu, PK 2021, A 3.2GHz 405fs_rmsjitter-237.2dB-FoM_JITring-based fractional-N synthesizer using two-step quantization noise cancellation and piecewise-linear nonlinearity correction. in 2021 IEEE Custom Integrated Circuits Conference, CICC 2021 - Proceedings., 9431439, Proceedings of the Custom Integrated Circuits Conference, vol. 2021-April, Institute of Electrical and Electronics Engineers Inc., 2021 IEEE Custom Integrated Circuits Conference, CICC 2021, Virtual, Austin, United States, 4/25/21. https://doi.org/10.1109/CICC51472.2021.9431439

Elmallah A, Zhu J, Khashaba A, Megawer K, Elkholy A, Hanumolu PK. A 3.2GHz 405fs_rmsjitter-237.2dB-FoM_JITring-based fractional-N synthesizer using two-step quantization noise cancellation and piecewise-linear nonlinearity correction. In 2021 IEEE Custom Integrated Circuits Conference, CICC 2021 - Proceedings. Institute of Electrical and Electronics Engineers Inc. 2021. 9431439. (Proceedings of the Custom Integrated Circuits Conference). doi: 10.1109/CICC51472.2021.9431439

Elmallah, Ahmed ; Zhu, Junheng ; Khashaba, Amr et al. / A 3.2GHz 405fs_rmsjitter-237.2dB-FoM_JITring-based fractional-N synthesizer using two-step quantization noise cancellation and piecewise-linear nonlinearity correction. 2021 IEEE Custom Integrated Circuits Conference, CICC 2021 - Proceedings. Institute of Electrical and Electronics Engineers Inc., 2021. (Proceedings of the Custom Integrated Circuits Conference).

@inproceedings{7741c303b936469fa411b6a1cacff10a,

title = "A 3.2GHz 405fsrmsjitter-237.2dB-FoMJITring-based fractional-N synthesizer using two-step quantization noise cancellation and piecewise-linear nonlinearity correction",

abstract = "Serial I/O interfaces consist of many SerDes cores integrated on a single ASIC to meet the data throughput demands of modern digital computer systems. The narrow lane spacing between the tightly integrated SerDes cores causes inevitable electromagnetic (EM) coupling between the inductors used in LC oscillators, which becomes more pronounced when the adjacent lanes are operating at slightly different data rates. In such scenarios, ring-oscillator (RO) based synthesizers become very attractive as they offer many advantages over their LC-oscillator counterparts. They provide wide tuning range, occupy smaller area, provide multi-phase clocks, and are less susceptible to EM coupling. While these attributes are appealing, their poor phase noise performance has precluded their usage in high data rate applications.",

author = "Ahmed Elmallah and Junheng Zhu and Amr Khashaba and Karim Megawer and Ahmed Elkholy and Hanumolu, {Pavan Kumar}",

note = "Publisher Copyright: {\textcopyright} 2021 IEEE.; 2021 IEEE Custom Integrated Circuits Conference, CICC 2021 ; Conference date: 25-04-2021 Through 30-04-2021",

year = "2021",

month = apr,

doi = "10.1109/CICC51472.2021.9431439",

language = "English (US)",

series = "Proceedings of the Custom Integrated Circuits Conference",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

booktitle = "2021 IEEE Custom Integrated Circuits Conference, CICC 2021 - Proceedings",

address = "United States",

}

TY - GEN

T1 - A 3.2GHz 405fsrmsjitter-237.2dB-FoMJITring-based fractional-N synthesizer using two-step quantization noise cancellation and piecewise-linear nonlinearity correction

AU - Elmallah, Ahmed

AU - Zhu, Junheng

AU - Khashaba, Amr

AU - Megawer, Karim

AU - Elkholy, Ahmed

AU - Hanumolu, Pavan Kumar

PY - 2021/4

Y1 - 2021/4

N2 - Serial I/O interfaces consist of many SerDes cores integrated on a single ASIC to meet the data throughput demands of modern digital computer systems. The narrow lane spacing between the tightly integrated SerDes cores causes inevitable electromagnetic (EM) coupling between the inductors used in LC oscillators, which becomes more pronounced when the adjacent lanes are operating at slightly different data rates. In such scenarios, ring-oscillator (RO) based synthesizers become very attractive as they offer many advantages over their LC-oscillator counterparts. They provide wide tuning range, occupy smaller area, provide multi-phase clocks, and are less susceptible to EM coupling. While these attributes are appealing, their poor phase noise performance has precluded their usage in high data rate applications.

AB - Serial I/O interfaces consist of many SerDes cores integrated on a single ASIC to meet the data throughput demands of modern digital computer systems. The narrow lane spacing between the tightly integrated SerDes cores causes inevitable electromagnetic (EM) coupling between the inductors used in LC oscillators, which becomes more pronounced when the adjacent lanes are operating at slightly different data rates. In such scenarios, ring-oscillator (RO) based synthesizers become very attractive as they offer many advantages over their LC-oscillator counterparts. They provide wide tuning range, occupy smaller area, provide multi-phase clocks, and are less susceptible to EM coupling. While these attributes are appealing, their poor phase noise performance has precluded their usage in high data rate applications.

UR - http://www.scopus.com/inward/record.url?scp=85107234230&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85107234230&partnerID=8YFLogxK

U2 - 10.1109/CICC51472.2021.9431439

DO - 10.1109/CICC51472.2021.9431439

M3 - Conference contribution

AN - SCOPUS:85107234230

T3 - Proceedings of the Custom Integrated Circuits Conference

BT - 2021 IEEE Custom Integrated Circuits Conference, CICC 2021 - Proceedings

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 2021 IEEE Custom Integrated Circuits Conference, CICC 2021

Y2 - 25 April 2021 through 30 April 2021

ER -