A 2.3Gb/s fully integrated and synthesizable AES rijndael core

Nam Sung Kim, Trevor Mudge, Richard Brown

Research output: Contribution to journalConference article

Abstract

The growth of the Internet as a vehicle for secure communication and electronic commerce has brought cryptographic processing performance to the forefront of high throughput system design. This trend will gain further momentum with the widespread adoption of secure protocols such as secure IP (IPSEC) and virtual private networks (VPNs). In this paper, we present a fully integrated and synthesizable cipher core supporting the Advanced Encryption Standard - Rijndael. We designed and fabricated the fully integrated core - key scheduler, encipher, and decipher using TSMC 0.18μm technology. The core operating frequency is 465MHz and throughput is 2.3Gb/s.

Original languageEnglish (US)
Pages (from-to)193-196
Number of pages4
JournalProceedings of the Custom Integrated Circuits Conference
StatePublished - Nov 19 2003
EventProceedings of the IEEE 2003 Custom Integrated Circuits Conference - San Jose, CA, United States
Duration: Sep 21 2003Sep 24 2003

Fingerprint

Throughput
Virtual private networks
Electronic commerce
Cryptography
Momentum
Systems analysis
Internet
Network protocols
Processing
Secure communication

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

A 2.3Gb/s fully integrated and synthesizable AES rijndael core. / Kim, Nam Sung; Mudge, Trevor; Brown, Richard.

In: Proceedings of the Custom Integrated Circuits Conference, 19.11.2003, p. 193-196.

Research output: Contribution to journalConference article

@article{d03bdb0a93a94dbabdc538f57d6824b4,
title = "A 2.3Gb/s fully integrated and synthesizable AES rijndael core",
abstract = "The growth of the Internet as a vehicle for secure communication and electronic commerce has brought cryptographic processing performance to the forefront of high throughput system design. This trend will gain further momentum with the widespread adoption of secure protocols such as secure IP (IPSEC) and virtual private networks (VPNs). In this paper, we present a fully integrated and synthesizable cipher core supporting the Advanced Encryption Standard - Rijndael. We designed and fabricated the fully integrated core - key scheduler, encipher, and decipher using TSMC 0.18μm technology. The core operating frequency is 465MHz and throughput is 2.3Gb/s.",
author = "Kim, {Nam Sung} and Trevor Mudge and Richard Brown",
year = "2003",
month = "11",
day = "19",
language = "English (US)",
pages = "193--196",
journal = "Proceedings of the Custom Integrated Circuits Conference",
issn = "0886-5930",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - JOUR

T1 - A 2.3Gb/s fully integrated and synthesizable AES rijndael core

AU - Kim, Nam Sung

AU - Mudge, Trevor

AU - Brown, Richard

PY - 2003/11/19

Y1 - 2003/11/19

N2 - The growth of the Internet as a vehicle for secure communication and electronic commerce has brought cryptographic processing performance to the forefront of high throughput system design. This trend will gain further momentum with the widespread adoption of secure protocols such as secure IP (IPSEC) and virtual private networks (VPNs). In this paper, we present a fully integrated and synthesizable cipher core supporting the Advanced Encryption Standard - Rijndael. We designed and fabricated the fully integrated core - key scheduler, encipher, and decipher using TSMC 0.18μm technology. The core operating frequency is 465MHz and throughput is 2.3Gb/s.

AB - The growth of the Internet as a vehicle for secure communication and electronic commerce has brought cryptographic processing performance to the forefront of high throughput system design. This trend will gain further momentum with the widespread adoption of secure protocols such as secure IP (IPSEC) and virtual private networks (VPNs). In this paper, we present a fully integrated and synthesizable cipher core supporting the Advanced Encryption Standard - Rijndael. We designed and fabricated the fully integrated core - key scheduler, encipher, and decipher using TSMC 0.18μm technology. The core operating frequency is 465MHz and throughput is 2.3Gb/s.

UR - http://www.scopus.com/inward/record.url?scp=0242527299&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0242527299&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:0242527299

SP - 193

EP - 196

JO - Proceedings of the Custom Integrated Circuits Conference

JF - Proceedings of the Custom Integrated Circuits Conference

SN - 0886-5930

ER -