Skip to main navigation Skip to search Skip to main content

A 1.6ps peak-INL 5.3ns range two-step digital-to-time converter in 65nm CMOS

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Fingerprint

Dive into the research topics of 'A 1.6ps peak-INL 5.3ns range two-step digital-to-time converter in 65nm CMOS'. Together they form a unique fingerprint.
Sort by

Keyphrases

Engineering