A 1.6ps peak-INL 5.3ns range two-step digital-to-time converter in 65nm CMOS

Ahmed Elmallah, Mostafa Gamal Ahmed, Ahmed Elkholy, Woo Seok Choi, Pavan Kumar Hanumolu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

A wide range high resolution 2-stage digital-to-time converter (DTC) is presented. It uses a counter in the first stage and a digitally controlled delay line in the second stage to decouple the range versus resolution trade-off. Background calibration is used to correct interstage gain error. Fabricated in 65nm, the prototype DTC achieves 1.65ps-peak-integral non-linearity (INL) while consuming 10.13mW at 100MHz carrier frequency. The achieved dynamic range is 15dB higher than state-of-the-art DTCs.

Original languageEnglish (US)
Title of host publication2018 IEEE Custom Integrated Circuits Conference, CICC 2018
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages1-4
Number of pages4
ISBN (Electronic)9781538624838
DOIs
StatePublished - May 9 2018
Event2018 IEEE Custom Integrated Circuits Conference, CICC 2018 - San Diego, United States
Duration: Apr 8 2018Apr 11 2018

Publication series

Name2018 IEEE Custom Integrated Circuits Conference, CICC 2018

Other

Other2018 IEEE Custom Integrated Circuits Conference, CICC 2018
CountryUnited States
CitySan Diego
Period4/8/184/11/18

Fingerprint

Electric delay lines
Calibration

Keywords

  • DCDL
  • DTC
  • INL
  • background calibration
  • phase noise
  • segmentation

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

Elmallah, A., Ahmed, M. G., Elkholy, A., Choi, W. S., & Hanumolu, P. K. (2018). A 1.6ps peak-INL 5.3ns range two-step digital-to-time converter in 65nm CMOS. In 2018 IEEE Custom Integrated Circuits Conference, CICC 2018 (pp. 1-4). (2018 IEEE Custom Integrated Circuits Conference, CICC 2018). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/CICC.2018.8357042

A 1.6ps peak-INL 5.3ns range two-step digital-to-time converter in 65nm CMOS. / Elmallah, Ahmed; Ahmed, Mostafa Gamal; Elkholy, Ahmed; Choi, Woo Seok; Hanumolu, Pavan Kumar.

2018 IEEE Custom Integrated Circuits Conference, CICC 2018. Institute of Electrical and Electronics Engineers Inc., 2018. p. 1-4 (2018 IEEE Custom Integrated Circuits Conference, CICC 2018).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Elmallah, A, Ahmed, MG, Elkholy, A, Choi, WS & Hanumolu, PK 2018, A 1.6ps peak-INL 5.3ns range two-step digital-to-time converter in 65nm CMOS. in 2018 IEEE Custom Integrated Circuits Conference, CICC 2018. 2018 IEEE Custom Integrated Circuits Conference, CICC 2018, Institute of Electrical and Electronics Engineers Inc., pp. 1-4, 2018 IEEE Custom Integrated Circuits Conference, CICC 2018, San Diego, United States, 4/8/18. https://doi.org/10.1109/CICC.2018.8357042
Elmallah A, Ahmed MG, Elkholy A, Choi WS, Hanumolu PK. A 1.6ps peak-INL 5.3ns range two-step digital-to-time converter in 65nm CMOS. In 2018 IEEE Custom Integrated Circuits Conference, CICC 2018. Institute of Electrical and Electronics Engineers Inc. 2018. p. 1-4. (2018 IEEE Custom Integrated Circuits Conference, CICC 2018). https://doi.org/10.1109/CICC.2018.8357042
Elmallah, Ahmed ; Ahmed, Mostafa Gamal ; Elkholy, Ahmed ; Choi, Woo Seok ; Hanumolu, Pavan Kumar. / A 1.6ps peak-INL 5.3ns range two-step digital-to-time converter in 65nm CMOS. 2018 IEEE Custom Integrated Circuits Conference, CICC 2018. Institute of Electrical and Electronics Engineers Inc., 2018. pp. 1-4 (2018 IEEE Custom Integrated Circuits Conference, CICC 2018).
@inproceedings{0e3df19e4ab645d7891c670c04df85b8,
title = "A 1.6ps peak-INL 5.3ns range two-step digital-to-time converter in 65nm CMOS",
abstract = "A wide range high resolution 2-stage digital-to-time converter (DTC) is presented. It uses a counter in the first stage and a digitally controlled delay line in the second stage to decouple the range versus resolution trade-off. Background calibration is used to correct interstage gain error. Fabricated in 65nm, the prototype DTC achieves 1.65ps-peak-integral non-linearity (INL) while consuming 10.13mW at 100MHz carrier frequency. The achieved dynamic range is 15dB higher than state-of-the-art DTCs.",
keywords = "DCDL, DTC, INL, background calibration, phase noise, segmentation",
author = "Ahmed Elmallah and Ahmed, {Mostafa Gamal} and Ahmed Elkholy and Choi, {Woo Seok} and Hanumolu, {Pavan Kumar}",
year = "2018",
month = "5",
day = "9",
doi = "10.1109/CICC.2018.8357042",
language = "English (US)",
series = "2018 IEEE Custom Integrated Circuits Conference, CICC 2018",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "1--4",
booktitle = "2018 IEEE Custom Integrated Circuits Conference, CICC 2018",
address = "United States",

}

TY - GEN

T1 - A 1.6ps peak-INL 5.3ns range two-step digital-to-time converter in 65nm CMOS

AU - Elmallah, Ahmed

AU - Ahmed, Mostafa Gamal

AU - Elkholy, Ahmed

AU - Choi, Woo Seok

AU - Hanumolu, Pavan Kumar

PY - 2018/5/9

Y1 - 2018/5/9

N2 - A wide range high resolution 2-stage digital-to-time converter (DTC) is presented. It uses a counter in the first stage and a digitally controlled delay line in the second stage to decouple the range versus resolution trade-off. Background calibration is used to correct interstage gain error. Fabricated in 65nm, the prototype DTC achieves 1.65ps-peak-integral non-linearity (INL) while consuming 10.13mW at 100MHz carrier frequency. The achieved dynamic range is 15dB higher than state-of-the-art DTCs.

AB - A wide range high resolution 2-stage digital-to-time converter (DTC) is presented. It uses a counter in the first stage and a digitally controlled delay line in the second stage to decouple the range versus resolution trade-off. Background calibration is used to correct interstage gain error. Fabricated in 65nm, the prototype DTC achieves 1.65ps-peak-integral non-linearity (INL) while consuming 10.13mW at 100MHz carrier frequency. The achieved dynamic range is 15dB higher than state-of-the-art DTCs.

KW - DCDL

KW - DTC

KW - INL

KW - background calibration

KW - phase noise

KW - segmentation

UR - http://www.scopus.com/inward/record.url?scp=85048098384&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85048098384&partnerID=8YFLogxK

U2 - 10.1109/CICC.2018.8357042

DO - 10.1109/CICC.2018.8357042

M3 - Conference contribution

AN - SCOPUS:85048098384

T3 - 2018 IEEE Custom Integrated Circuits Conference, CICC 2018

SP - 1

EP - 4

BT - 2018 IEEE Custom Integrated Circuits Conference, CICC 2018

PB - Institute of Electrical and Electronics Engineers Inc.

ER -