A 1.5GHz 1.35mW -112dBc/Hz in-band noise digital phase-locked loop with 50fs/mV supply-noise sensitivity

Amr Elshazly; Rajesh Inti; Mrunmay Talegaonkar; Pavan Kumar Hanumolu

doi:10.1109/VLSIC.2012.6243853

A 1.5GHz 1.35mW -112dBc/Hz in-band noise digital phase-locked loop with 50fs/mV supply-noise sensitivity

Amr Elshazly, Rajesh Inti, Mrunmay Talegaonkar, Pavan Kumar Hanumolu

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

A highly digital PLL employs a 1b TDC and a low power regulator to reduce output jitter in the presence of large amount of supply-noise. Fabricated in a 0.13μm CMOS process, the ring-oscillator based DPLL consumes 1.35mW at 1.5GHz output frequency and achieves better than 50fs/mV worst-case noise sensitivity (≡10ps _pp jitter degradation with 200mV _pp noise).

Original language	English (US)
Title of host publication	2012 Symposium on VLSI Circuits, VLSIC 2012
Pages	188-189
Number of pages	2
DOIs	https://doi.org/10.1109/VLSIC.2012.6243853
State	Published - Sep 28 2012
Externally published	Yes
Event	2012 Symposium on VLSI Circuits, VLSIC 2012 - Honolulu, HI, United States Duration: Jun 13 2012 → Jun 15 2012

Publication series

Name	IEEE Symposium on VLSI Circuits, Digest of Technical Papers

Other

Other	2012 Symposium on VLSI Circuits, VLSIC 2012
Country/Territory	United States
City	Honolulu, HI
Period	6/13/12 → 6/15/12

ASJC Scopus subject areas

Electronic, Optical and Magnetic Materials
Electrical and Electronic Engineering

Access to Document

10.1109/VLSIC.2012.6243853

Cite this

A 1.5GHz 1.35mW -112dBc/Hz in-band noise digital phase-locked loop with 50fs/mV supply-noise sensitivity. / Elshazly, Amr; Inti, Rajesh; Talegaonkar, Mrunmay; Hanumolu, Pavan Kumar.

2012 Symposium on VLSI Circuits, VLSIC 2012. 2012. p. 188-189 6243853 (IEEE Symposium on VLSI Circuits, Digest of Technical Papers).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Elshazly, A, Inti, R, Talegaonkar, M & Hanumolu, PK 2012, A 1.5GHz 1.35mW -112dBc/Hz in-band noise digital phase-locked loop with 50fs/mV supply-noise sensitivity. in 2012 Symposium on VLSI Circuits, VLSIC 2012., 6243853, IEEE Symposium on VLSI Circuits, Digest of Technical Papers, pp. 188-189, 2012 Symposium on VLSI Circuits, VLSIC 2012, Honolulu, HI, United States, 6/13/12. https://doi.org/10.1109/VLSIC.2012.6243853

@inproceedings{28d58641cfd6470b8edec2525399793e,

title = "A 1.5GHz 1.35mW -112dBc/Hz in-band noise digital phase-locked loop with 50fs/mV supply-noise sensitivity",

abstract = "A highly digital PLL employs a 1b TDC and a low power regulator to reduce output jitter in the presence of large amount of supply-noise. Fabricated in a 0.13μm CMOS process, the ring-oscillator based DPLL consumes 1.35mW at 1.5GHz output frequency and achieves better than 50fs/mV worst-case noise sensitivity (≡10ps pp jitter degradation with 200mV pp noise).",

author = "Amr Elshazly and Rajesh Inti and Mrunmay Talegaonkar and Hanumolu, {Pavan Kumar}",

year = "2012",

month = sep,

day = "28",

doi = "10.1109/VLSIC.2012.6243853",

language = "English (US)",

isbn = "9781467308458",

series = "IEEE Symposium on VLSI Circuits, Digest of Technical Papers",

pages = "188--189",

booktitle = "2012 Symposium on VLSI Circuits, VLSIC 2012",

note = "2012 Symposium on VLSI Circuits, VLSIC 2012 ; Conference date: 13-06-2012 Through 15-06-2012",

}

TY - GEN

T1 - A 1.5GHz 1.35mW -112dBc/Hz in-band noise digital phase-locked loop with 50fs/mV supply-noise sensitivity

AU - Elshazly, Amr

AU - Inti, Rajesh

AU - Talegaonkar, Mrunmay

AU - Hanumolu, Pavan Kumar

PY - 2012/9/28

Y1 - 2012/9/28

N2 - A highly digital PLL employs a 1b TDC and a low power regulator to reduce output jitter in the presence of large amount of supply-noise. Fabricated in a 0.13μm CMOS process, the ring-oscillator based DPLL consumes 1.35mW at 1.5GHz output frequency and achieves better than 50fs/mV worst-case noise sensitivity (≡10ps pp jitter degradation with 200mV pp noise).

AB - A highly digital PLL employs a 1b TDC and a low power regulator to reduce output jitter in the presence of large amount of supply-noise. Fabricated in a 0.13μm CMOS process, the ring-oscillator based DPLL consumes 1.35mW at 1.5GHz output frequency and achieves better than 50fs/mV worst-case noise sensitivity (≡10ps pp jitter degradation with 200mV pp noise).

UR - http://www.scopus.com/inward/record.url?scp=84866611144&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84866611144&partnerID=8YFLogxK

U2 - 10.1109/VLSIC.2012.6243853

DO - 10.1109/VLSIC.2012.6243853

M3 - Conference contribution

AN - SCOPUS:84866611144

SN - 9781467308458

T3 - IEEE Symposium on VLSI Circuits, Digest of Technical Papers

SP - 188

EP - 189

BT - 2012 Symposium on VLSI Circuits, VLSIC 2012

T2 - 2012 Symposium on VLSI Circuits, VLSIC 2012

Y2 - 13 June 2012 through 15 June 2012

ER -

A 1.5GHz 1.35mW -112dBc/Hz in-band noise digital phase-locked loop with 50fs/mV supply-noise sensitivity

Abstract

Publication series

Other

ASJC Scopus subject areas

Access to Document

Other links

Fingerprint

Cite this