A 15-Gb/s sub-baud-rate digital CDR

Dongwook Kim, Woo Seok Choi, Ahmed Elkholy, Jack Kenney, Pavan Kumar Hanumolu

Research output: Contribution to journalArticle

Abstract

This paper presents a sub-baud-rate clock and data recovery (CDR) circuit that can recover clock and data using only differential quarter-rate clocks. A combination of eight samplers and an integrator recover four data bits in each clock cycle. Four of the eight samplers are re-used for phase detection as well as for background calibration to improve the robustness of the CDR to process, voltage, and temperature variations. A continuous-time linear equalizer is used to compensate for inter-symbol interference up to 11 dB. The CDR prototype fabricated in a 65-nm CMOS recovers 15.2-Gb/s data using only differential 3.8-GHz clock and achieves bit error rate (BER) < 10 −12 , >10-MHz jitter tolerance (JTOL) corner, and 548 fs rms recovered clock jitter. The total power consumption is 29 mW, which translates to an energy efficiency of 1.9 pJ/bit.

Original languageEnglish (US)
Article number8599124
Pages (from-to)685-695
Number of pages11
JournalIEEE Journal of Solid-State Circuits
Volume54
Issue number3
DOIs
StatePublished - Mar 1 2019

Fingerprint

Clocks
Recovery
Jitter
Clock and data recovery circuits (CDR circuits)
Equalizers
Bit error rate
Energy efficiency
Electric power utilization
Calibration
Electric potential
Temperature

Keywords

  • Baud-rate
  • Clock and data recovery (CDR)
  • Current integrator
  • Digital CDR
  • Phase detector (PD)
  • Sub-baud-rate

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

A 15-Gb/s sub-baud-rate digital CDR. / Kim, Dongwook; Choi, Woo Seok; Elkholy, Ahmed; Kenney, Jack; Hanumolu, Pavan Kumar.

In: IEEE Journal of Solid-State Circuits, Vol. 54, No. 3, 8599124, 01.03.2019, p. 685-695.

Research output: Contribution to journalArticle

Kim, D, Choi, WS, Elkholy, A, Kenney, J & Hanumolu, PK 2019, 'A 15-Gb/s sub-baud-rate digital CDR', IEEE Journal of Solid-State Circuits, vol. 54, no. 3, 8599124, pp. 685-695. https://doi.org/10.1109/JSSC.2018.2885540
Kim, Dongwook ; Choi, Woo Seok ; Elkholy, Ahmed ; Kenney, Jack ; Hanumolu, Pavan Kumar. / A 15-Gb/s sub-baud-rate digital CDR. In: IEEE Journal of Solid-State Circuits. 2019 ; Vol. 54, No. 3. pp. 685-695.
@article{497bf1e5c2e04e73bccd7c08708e2bf2,
title = "A 15-Gb/s sub-baud-rate digital CDR",
abstract = "This paper presents a sub-baud-rate clock and data recovery (CDR) circuit that can recover clock and data using only differential quarter-rate clocks. A combination of eight samplers and an integrator recover four data bits in each clock cycle. Four of the eight samplers are re-used for phase detection as well as for background calibration to improve the robustness of the CDR to process, voltage, and temperature variations. A continuous-time linear equalizer is used to compensate for inter-symbol interference up to 11 dB. The CDR prototype fabricated in a 65-nm CMOS recovers 15.2-Gb/s data using only differential 3.8-GHz clock and achieves bit error rate (BER) < 10 −12 , >10-MHz jitter tolerance (JTOL) corner, and 548 fs rms recovered clock jitter. The total power consumption is 29 mW, which translates to an energy efficiency of 1.9 pJ/bit.",
keywords = "Baud-rate, Clock and data recovery (CDR), Current integrator, Digital CDR, Phase detector (PD), Sub-baud-rate",
author = "Dongwook Kim and Choi, {Woo Seok} and Ahmed Elkholy and Jack Kenney and Hanumolu, {Pavan Kumar}",
year = "2019",
month = "3",
day = "1",
doi = "10.1109/JSSC.2018.2885540",
language = "English (US)",
volume = "54",
pages = "685--695",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "3",

}

TY - JOUR

T1 - A 15-Gb/s sub-baud-rate digital CDR

AU - Kim, Dongwook

AU - Choi, Woo Seok

AU - Elkholy, Ahmed

AU - Kenney, Jack

AU - Hanumolu, Pavan Kumar

PY - 2019/3/1

Y1 - 2019/3/1

N2 - This paper presents a sub-baud-rate clock and data recovery (CDR) circuit that can recover clock and data using only differential quarter-rate clocks. A combination of eight samplers and an integrator recover four data bits in each clock cycle. Four of the eight samplers are re-used for phase detection as well as for background calibration to improve the robustness of the CDR to process, voltage, and temperature variations. A continuous-time linear equalizer is used to compensate for inter-symbol interference up to 11 dB. The CDR prototype fabricated in a 65-nm CMOS recovers 15.2-Gb/s data using only differential 3.8-GHz clock and achieves bit error rate (BER) < 10 −12 , >10-MHz jitter tolerance (JTOL) corner, and 548 fs rms recovered clock jitter. The total power consumption is 29 mW, which translates to an energy efficiency of 1.9 pJ/bit.

AB - This paper presents a sub-baud-rate clock and data recovery (CDR) circuit that can recover clock and data using only differential quarter-rate clocks. A combination of eight samplers and an integrator recover four data bits in each clock cycle. Four of the eight samplers are re-used for phase detection as well as for background calibration to improve the robustness of the CDR to process, voltage, and temperature variations. A continuous-time linear equalizer is used to compensate for inter-symbol interference up to 11 dB. The CDR prototype fabricated in a 65-nm CMOS recovers 15.2-Gb/s data using only differential 3.8-GHz clock and achieves bit error rate (BER) < 10 −12 , >10-MHz jitter tolerance (JTOL) corner, and 548 fs rms recovered clock jitter. The total power consumption is 29 mW, which translates to an energy efficiency of 1.9 pJ/bit.

KW - Baud-rate

KW - Clock and data recovery (CDR)

KW - Current integrator

KW - Digital CDR

KW - Phase detector (PD)

KW - Sub-baud-rate

UR - http://www.scopus.com/inward/record.url?scp=85062440565&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85062440565&partnerID=8YFLogxK

U2 - 10.1109/JSSC.2018.2885540

DO - 10.1109/JSSC.2018.2885540

M3 - Article

VL - 54

SP - 685

EP - 695

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 3

M1 - 8599124

ER -