A 0.45-to-0.7V 1-to-6Gb/S 0.29-to-0.58pJ/b source-synchronous transceiver using automatic phase calibration in 65nm CMOS

Woo Seok Choi, Guanghua Shu, Mrunmay Talegaonkar, Yubo Liu, Da Wei, Luca Benini, Pavan Kumar Hanumolu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Supply voltage (VDD) scaling offers a means to greatly reduce power in serial link transceivers. Ideally, power efficiency at a given data rate can be improved by reducing VDD while increasing the number of multiplexed circuits operating in parallel at lower clock frequencies [1]. Though increasing the amount of parallelism is desirable to scale VDD, in practice, it is limited by two main factors. First, increased sensitivity to device variations (threshold voltage/dimension mismatch) at lower VDD makes it extremely challenging to generate equally spaced multi-phase clocks needed in multiplexed transmitter and receiver. Phase calibration methods can correct phase-spacing errors [2,3], but their effectiveness at lower VDD is limited as the calibration circuits themselves become sensitive to device variations. Second, as oscillator output swing reduces with VDD, its phase noise degrades, making low-noise clock generation difficult to implement with low power dissipation. Phase noise can be suppressed by embedding the oscillator in a wide bandwidth analog phase-locked loop (APLL), but conventional charge-pump-based APLLs are difficult to design at low supply voltages (VDD <0.5V). Digital PLLs (DPLLs) can operate at low VDD, but they suffer from conflicting noise bandwidth tradeoffs, which prevent increasing the bandwidth to suppress oscillator phase noise adequately. In this paper, we present a phase-calibration method that enables the operation of a source-synchronous transceiver down to VDD of 0.45V. The energy efficiency and data-rate of the prototype transceiver scale from 0.29 to 0.58pJ/b and 1.3Gb/s to 6Gb/s, respectively, as VDD is varied from 0.45 to 0.7V.

Original languageEnglish (US)
Title of host publication2015 IEEE International Solid-State Circuits Conference, ISSCC 2015 - Digest of Technical Papers
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages66-67
Number of pages2
ISBN (Electronic)9781479962235
DOIs
StatePublished - Mar 17 2015
Event2015 62nd IEEE International Solid-State Circuits Conference, ISSCC 2015 - Digest of Technical Papers - San Francisco, United States
Duration: Feb 22 2015Feb 26 2015

Publication series

NameDigest of Technical Papers - IEEE International Solid-State Circuits Conference
Volume58
ISSN (Print)0193-6530

Other

Other2015 62nd IEEE International Solid-State Circuits Conference, ISSCC 2015 - Digest of Technical Papers
CountryUnited States
CitySan Francisco
Period2/22/152/26/15

Fingerprint

Phase noise
Transceivers
Clocks
Calibration
Phase locked loops
Bandwidth
Networks (circuits)
Threshold voltage
Energy efficiency
Transmitters
Energy dissipation
Pumps
Electric potential

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

Choi, W. S., Shu, G., Talegaonkar, M., Liu, Y., Wei, D., Benini, L., & Hanumolu, P. K. (2015). A 0.45-to-0.7V 1-to-6Gb/S 0.29-to-0.58pJ/b source-synchronous transceiver using automatic phase calibration in 65nm CMOS. In 2015 IEEE International Solid-State Circuits Conference, ISSCC 2015 - Digest of Technical Papers (pp. 66-67). [7062928] (Digest of Technical Papers - IEEE International Solid-State Circuits Conference; Vol. 58). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISSCC.2015.7062928

A 0.45-to-0.7V 1-to-6Gb/S 0.29-to-0.58pJ/b source-synchronous transceiver using automatic phase calibration in 65nm CMOS. / Choi, Woo Seok; Shu, Guanghua; Talegaonkar, Mrunmay; Liu, Yubo; Wei, Da; Benini, Luca; Hanumolu, Pavan Kumar.

2015 IEEE International Solid-State Circuits Conference, ISSCC 2015 - Digest of Technical Papers. Institute of Electrical and Electronics Engineers Inc., 2015. p. 66-67 7062928 (Digest of Technical Papers - IEEE International Solid-State Circuits Conference; Vol. 58).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Choi, WS, Shu, G, Talegaonkar, M, Liu, Y, Wei, D, Benini, L & Hanumolu, PK 2015, A 0.45-to-0.7V 1-to-6Gb/S 0.29-to-0.58pJ/b source-synchronous transceiver using automatic phase calibration in 65nm CMOS. in 2015 IEEE International Solid-State Circuits Conference, ISSCC 2015 - Digest of Technical Papers., 7062928, Digest of Technical Papers - IEEE International Solid-State Circuits Conference, vol. 58, Institute of Electrical and Electronics Engineers Inc., pp. 66-67, 2015 62nd IEEE International Solid-State Circuits Conference, ISSCC 2015 - Digest of Technical Papers, San Francisco, United States, 2/22/15. https://doi.org/10.1109/ISSCC.2015.7062928
Choi WS, Shu G, Talegaonkar M, Liu Y, Wei D, Benini L et al. A 0.45-to-0.7V 1-to-6Gb/S 0.29-to-0.58pJ/b source-synchronous transceiver using automatic phase calibration in 65nm CMOS. In 2015 IEEE International Solid-State Circuits Conference, ISSCC 2015 - Digest of Technical Papers. Institute of Electrical and Electronics Engineers Inc. 2015. p. 66-67. 7062928. (Digest of Technical Papers - IEEE International Solid-State Circuits Conference). https://doi.org/10.1109/ISSCC.2015.7062928
Choi, Woo Seok ; Shu, Guanghua ; Talegaonkar, Mrunmay ; Liu, Yubo ; Wei, Da ; Benini, Luca ; Hanumolu, Pavan Kumar. / A 0.45-to-0.7V 1-to-6Gb/S 0.29-to-0.58pJ/b source-synchronous transceiver using automatic phase calibration in 65nm CMOS. 2015 IEEE International Solid-State Circuits Conference, ISSCC 2015 - Digest of Technical Papers. Institute of Electrical and Electronics Engineers Inc., 2015. pp. 66-67 (Digest of Technical Papers - IEEE International Solid-State Circuits Conference).
@inproceedings{ca14f8413aee40c59eaf704982c6c326,
title = "A 0.45-to-0.7V 1-to-6Gb/S 0.29-to-0.58pJ/b source-synchronous transceiver using automatic phase calibration in 65nm CMOS",
abstract = "Supply voltage (VDD) scaling offers a means to greatly reduce power in serial link transceivers. Ideally, power efficiency at a given data rate can be improved by reducing VDD while increasing the number of multiplexed circuits operating in parallel at lower clock frequencies [1]. Though increasing the amount of parallelism is desirable to scale VDD, in practice, it is limited by two main factors. First, increased sensitivity to device variations (threshold voltage/dimension mismatch) at lower VDD makes it extremely challenging to generate equally spaced multi-phase clocks needed in multiplexed transmitter and receiver. Phase calibration methods can correct phase-spacing errors [2,3], but their effectiveness at lower VDD is limited as the calibration circuits themselves become sensitive to device variations. Second, as oscillator output swing reduces with VDD, its phase noise degrades, making low-noise clock generation difficult to implement with low power dissipation. Phase noise can be suppressed by embedding the oscillator in a wide bandwidth analog phase-locked loop (APLL), but conventional charge-pump-based APLLs are difficult to design at low supply voltages (VDD <0.5V). Digital PLLs (DPLLs) can operate at low VDD, but they suffer from conflicting noise bandwidth tradeoffs, which prevent increasing the bandwidth to suppress oscillator phase noise adequately. In this paper, we present a phase-calibration method that enables the operation of a source-synchronous transceiver down to VDD of 0.45V. The energy efficiency and data-rate of the prototype transceiver scale from 0.29 to 0.58pJ/b and 1.3Gb/s to 6Gb/s, respectively, as VDD is varied from 0.45 to 0.7V.",
author = "Choi, {Woo Seok} and Guanghua Shu and Mrunmay Talegaonkar and Yubo Liu and Da Wei and Luca Benini and Hanumolu, {Pavan Kumar}",
year = "2015",
month = "3",
day = "17",
doi = "10.1109/ISSCC.2015.7062928",
language = "English (US)",
series = "Digest of Technical Papers - IEEE International Solid-State Circuits Conference",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "66--67",
booktitle = "2015 IEEE International Solid-State Circuits Conference, ISSCC 2015 - Digest of Technical Papers",
address = "United States",

}

TY - GEN

T1 - A 0.45-to-0.7V 1-to-6Gb/S 0.29-to-0.58pJ/b source-synchronous transceiver using automatic phase calibration in 65nm CMOS

AU - Choi, Woo Seok

AU - Shu, Guanghua

AU - Talegaonkar, Mrunmay

AU - Liu, Yubo

AU - Wei, Da

AU - Benini, Luca

AU - Hanumolu, Pavan Kumar

PY - 2015/3/17

Y1 - 2015/3/17

N2 - Supply voltage (VDD) scaling offers a means to greatly reduce power in serial link transceivers. Ideally, power efficiency at a given data rate can be improved by reducing VDD while increasing the number of multiplexed circuits operating in parallel at lower clock frequencies [1]. Though increasing the amount of parallelism is desirable to scale VDD, in practice, it is limited by two main factors. First, increased sensitivity to device variations (threshold voltage/dimension mismatch) at lower VDD makes it extremely challenging to generate equally spaced multi-phase clocks needed in multiplexed transmitter and receiver. Phase calibration methods can correct phase-spacing errors [2,3], but their effectiveness at lower VDD is limited as the calibration circuits themselves become sensitive to device variations. Second, as oscillator output swing reduces with VDD, its phase noise degrades, making low-noise clock generation difficult to implement with low power dissipation. Phase noise can be suppressed by embedding the oscillator in a wide bandwidth analog phase-locked loop (APLL), but conventional charge-pump-based APLLs are difficult to design at low supply voltages (VDD <0.5V). Digital PLLs (DPLLs) can operate at low VDD, but they suffer from conflicting noise bandwidth tradeoffs, which prevent increasing the bandwidth to suppress oscillator phase noise adequately. In this paper, we present a phase-calibration method that enables the operation of a source-synchronous transceiver down to VDD of 0.45V. The energy efficiency and data-rate of the prototype transceiver scale from 0.29 to 0.58pJ/b and 1.3Gb/s to 6Gb/s, respectively, as VDD is varied from 0.45 to 0.7V.

AB - Supply voltage (VDD) scaling offers a means to greatly reduce power in serial link transceivers. Ideally, power efficiency at a given data rate can be improved by reducing VDD while increasing the number of multiplexed circuits operating in parallel at lower clock frequencies [1]. Though increasing the amount of parallelism is desirable to scale VDD, in practice, it is limited by two main factors. First, increased sensitivity to device variations (threshold voltage/dimension mismatch) at lower VDD makes it extremely challenging to generate equally spaced multi-phase clocks needed in multiplexed transmitter and receiver. Phase calibration methods can correct phase-spacing errors [2,3], but their effectiveness at lower VDD is limited as the calibration circuits themselves become sensitive to device variations. Second, as oscillator output swing reduces with VDD, its phase noise degrades, making low-noise clock generation difficult to implement with low power dissipation. Phase noise can be suppressed by embedding the oscillator in a wide bandwidth analog phase-locked loop (APLL), but conventional charge-pump-based APLLs are difficult to design at low supply voltages (VDD <0.5V). Digital PLLs (DPLLs) can operate at low VDD, but they suffer from conflicting noise bandwidth tradeoffs, which prevent increasing the bandwidth to suppress oscillator phase noise adequately. In this paper, we present a phase-calibration method that enables the operation of a source-synchronous transceiver down to VDD of 0.45V. The energy efficiency and data-rate of the prototype transceiver scale from 0.29 to 0.58pJ/b and 1.3Gb/s to 6Gb/s, respectively, as VDD is varied from 0.45 to 0.7V.

UR - http://www.scopus.com/inward/record.url?scp=84940772722&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84940772722&partnerID=8YFLogxK

U2 - 10.1109/ISSCC.2015.7062928

DO - 10.1109/ISSCC.2015.7062928

M3 - Conference contribution

AN - SCOPUS:84940772722

T3 - Digest of Technical Papers - IEEE International Solid-State Circuits Conference

SP - 66

EP - 67

BT - 2015 IEEE International Solid-State Circuits Conference, ISSCC 2015 - Digest of Technical Papers

PB - Institute of Electrical and Electronics Engineers Inc.

ER -