A 0.0021mm2 1.82mW 2.2GHz PLL using time-based integral control in 65nm CMOS

Junheng Zhu, Romesh Kumar Nandwana, Guanghua Shu, Ahmed Elkholy, Seong Joong Kim, Pavan Kumar Hanumolu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Phase-locked loops (PLLs) are de-facto clock generators in analog, digital, RF, and embedded systems to generate a high frequency output clock from a low frequency reference clock. Modern systems-on-chip (SoCs) require many such PLLs that cater to multi-core processors, memories, IO interfaces and power management. A ring-oscillator-based analog charge-pump PLL offers a flexible and power-efficient way to implement such clock multipliers. However, frequency compensation of analog PLLs requires a large loop filter capacitor that occupies significant area. The area penalty is further exacerbated in deep sub-micron CMOS processes due to increasing oscillator gain and gate leakage. For example, a 2GHz PLL in 65nm CMOS requires a 90pF capacitor (R=1kω) to achieve 10MHz bandwidth and 70° phase margin. Assuming a capacitor density of 1fF/μm2, a 90pF capacitor occupies an area of 0.09mm2. Digital PLLs (DPLLs) offer an attractive means to eliminate the loop-filter capacitor [1, 2]. However, quantization error added by its loop components degrades the performance in multiple ways. First, it makes the DPLL loop inherently non-linear causing the steady state to be a bounded limit cycle, which manifests as deterministic jitter (DJ) at the PLL output. Second, it introduces conflicting noise bandwidth requirements, which makes it difficult to achieve low jitter in a power efficient manner. For instance, suppressing TDC quantization error by reducing PLL bandwidth increases the DCO phase noise contribution. As a result, DCO power must be increased to lower its noise contribution. This is especially problematic in ring-oscillator-based DPLLs. Finally, a high-resolution digital-to-analog converter (DAC) needed to interface the DLF output to the ring oscillator typically occupies large area and negates some of the area benefits of DPLLs [1, 2]. In view of these drawbacks, we present a PLL architecture that combines the advantages of analog (no quantization error) and digital PLLs (small area and scalability) by using a time-based integral path. The prototype PLL requires neither a high resolution DAC nor a capacitor and fits in 40μm×52μm (0.0021mm2) active area. It achieves 3.8psrms integrated jitter at 2.2GHz and consumes 1.82mW power.

Original languageEnglish (US)
Title of host publication2016 IEEE International Solid-State Circuits Conference, ISSCC 2016
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages338-340
Number of pages3
ISBN (Electronic)9781467394666
DOIs
StatePublished - Feb 23 2016
Event63rd IEEE International Solid-State Circuits Conference, ISSCC 2016 - San Francisco, United States
Duration: Jan 31 2016Feb 4 2016

Publication series

NameDigest of Technical Papers - IEEE International Solid-State Circuits Conference
Volume59
ISSN (Print)0193-6530

Other

Other63rd IEEE International Solid-State Circuits Conference, ISSCC 2016
CountryUnited States
CitySan Francisco
Period1/31/162/4/16

Fingerprint

Phase locked loops
Capacitors
Clocks
Jitter
Digital to analog conversion
Bandwidth
Interfaces (computer)
Phase noise
Embedded systems
Program processors
Scalability

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

Zhu, J., Nandwana, R. K., Shu, G., Elkholy, A., Kim, S. J., & Hanumolu, P. K. (2016). A 0.0021mm2 1.82mW 2.2GHz PLL using time-based integral control in 65nm CMOS. In 2016 IEEE International Solid-State Circuits Conference, ISSCC 2016 (pp. 338-340). [7418045] (Digest of Technical Papers - IEEE International Solid-State Circuits Conference; Vol. 59). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISSCC.2016.7418045

A 0.0021mm2 1.82mW 2.2GHz PLL using time-based integral control in 65nm CMOS. / Zhu, Junheng; Nandwana, Romesh Kumar; Shu, Guanghua; Elkholy, Ahmed; Kim, Seong Joong; Hanumolu, Pavan Kumar.

2016 IEEE International Solid-State Circuits Conference, ISSCC 2016. Institute of Electrical and Electronics Engineers Inc., 2016. p. 338-340 7418045 (Digest of Technical Papers - IEEE International Solid-State Circuits Conference; Vol. 59).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Zhu, J, Nandwana, RK, Shu, G, Elkholy, A, Kim, SJ & Hanumolu, PK 2016, A 0.0021mm2 1.82mW 2.2GHz PLL using time-based integral control in 65nm CMOS. in 2016 IEEE International Solid-State Circuits Conference, ISSCC 2016., 7418045, Digest of Technical Papers - IEEE International Solid-State Circuits Conference, vol. 59, Institute of Electrical and Electronics Engineers Inc., pp. 338-340, 63rd IEEE International Solid-State Circuits Conference, ISSCC 2016, San Francisco, United States, 1/31/16. https://doi.org/10.1109/ISSCC.2016.7418045
Zhu J, Nandwana RK, Shu G, Elkholy A, Kim SJ, Hanumolu PK. A 0.0021mm2 1.82mW 2.2GHz PLL using time-based integral control in 65nm CMOS. In 2016 IEEE International Solid-State Circuits Conference, ISSCC 2016. Institute of Electrical and Electronics Engineers Inc. 2016. p. 338-340. 7418045. (Digest of Technical Papers - IEEE International Solid-State Circuits Conference). https://doi.org/10.1109/ISSCC.2016.7418045
Zhu, Junheng ; Nandwana, Romesh Kumar ; Shu, Guanghua ; Elkholy, Ahmed ; Kim, Seong Joong ; Hanumolu, Pavan Kumar. / A 0.0021mm2 1.82mW 2.2GHz PLL using time-based integral control in 65nm CMOS. 2016 IEEE International Solid-State Circuits Conference, ISSCC 2016. Institute of Electrical and Electronics Engineers Inc., 2016. pp. 338-340 (Digest of Technical Papers - IEEE International Solid-State Circuits Conference).
@inproceedings{04b6c5edec0749b2b6bbb28a4ea484a7,
title = "A 0.0021mm2 1.82mW 2.2GHz PLL using time-based integral control in 65nm CMOS",
abstract = "Phase-locked loops (PLLs) are de-facto clock generators in analog, digital, RF, and embedded systems to generate a high frequency output clock from a low frequency reference clock. Modern systems-on-chip (SoCs) require many such PLLs that cater to multi-core processors, memories, IO interfaces and power management. A ring-oscillator-based analog charge-pump PLL offers a flexible and power-efficient way to implement such clock multipliers. However, frequency compensation of analog PLLs requires a large loop filter capacitor that occupies significant area. The area penalty is further exacerbated in deep sub-micron CMOS processes due to increasing oscillator gain and gate leakage. For example, a 2GHz PLL in 65nm CMOS requires a 90pF capacitor (R=1kω) to achieve 10MHz bandwidth and 70° phase margin. Assuming a capacitor density of 1fF/μm2, a 90pF capacitor occupies an area of 0.09mm2. Digital PLLs (DPLLs) offer an attractive means to eliminate the loop-filter capacitor [1, 2]. However, quantization error added by its loop components degrades the performance in multiple ways. First, it makes the DPLL loop inherently non-linear causing the steady state to be a bounded limit cycle, which manifests as deterministic jitter (DJ) at the PLL output. Second, it introduces conflicting noise bandwidth requirements, which makes it difficult to achieve low jitter in a power efficient manner. For instance, suppressing TDC quantization error by reducing PLL bandwidth increases the DCO phase noise contribution. As a result, DCO power must be increased to lower its noise contribution. This is especially problematic in ring-oscillator-based DPLLs. Finally, a high-resolution digital-to-analog converter (DAC) needed to interface the DLF output to the ring oscillator typically occupies large area and negates some of the area benefits of DPLLs [1, 2]. In view of these drawbacks, we present a PLL architecture that combines the advantages of analog (no quantization error) and digital PLLs (small area and scalability) by using a time-based integral path. The prototype PLL requires neither a high resolution DAC nor a capacitor and fits in 40μm×52μm (0.0021mm2) active area. It achieves 3.8psrms integrated jitter at 2.2GHz and consumes 1.82mW power.",
author = "Junheng Zhu and Nandwana, {Romesh Kumar} and Guanghua Shu and Ahmed Elkholy and Kim, {Seong Joong} and Hanumolu, {Pavan Kumar}",
year = "2016",
month = "2",
day = "23",
doi = "10.1109/ISSCC.2016.7418045",
language = "English (US)",
series = "Digest of Technical Papers - IEEE International Solid-State Circuits Conference",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "338--340",
booktitle = "2016 IEEE International Solid-State Circuits Conference, ISSCC 2016",
address = "United States",

}

TY - GEN

T1 - A 0.0021mm2 1.82mW 2.2GHz PLL using time-based integral control in 65nm CMOS

AU - Zhu, Junheng

AU - Nandwana, Romesh Kumar

AU - Shu, Guanghua

AU - Elkholy, Ahmed

AU - Kim, Seong Joong

AU - Hanumolu, Pavan Kumar

PY - 2016/2/23

Y1 - 2016/2/23

N2 - Phase-locked loops (PLLs) are de-facto clock generators in analog, digital, RF, and embedded systems to generate a high frequency output clock from a low frequency reference clock. Modern systems-on-chip (SoCs) require many such PLLs that cater to multi-core processors, memories, IO interfaces and power management. A ring-oscillator-based analog charge-pump PLL offers a flexible and power-efficient way to implement such clock multipliers. However, frequency compensation of analog PLLs requires a large loop filter capacitor that occupies significant area. The area penalty is further exacerbated in deep sub-micron CMOS processes due to increasing oscillator gain and gate leakage. For example, a 2GHz PLL in 65nm CMOS requires a 90pF capacitor (R=1kω) to achieve 10MHz bandwidth and 70° phase margin. Assuming a capacitor density of 1fF/μm2, a 90pF capacitor occupies an area of 0.09mm2. Digital PLLs (DPLLs) offer an attractive means to eliminate the loop-filter capacitor [1, 2]. However, quantization error added by its loop components degrades the performance in multiple ways. First, it makes the DPLL loop inherently non-linear causing the steady state to be a bounded limit cycle, which manifests as deterministic jitter (DJ) at the PLL output. Second, it introduces conflicting noise bandwidth requirements, which makes it difficult to achieve low jitter in a power efficient manner. For instance, suppressing TDC quantization error by reducing PLL bandwidth increases the DCO phase noise contribution. As a result, DCO power must be increased to lower its noise contribution. This is especially problematic in ring-oscillator-based DPLLs. Finally, a high-resolution digital-to-analog converter (DAC) needed to interface the DLF output to the ring oscillator typically occupies large area and negates some of the area benefits of DPLLs [1, 2]. In view of these drawbacks, we present a PLL architecture that combines the advantages of analog (no quantization error) and digital PLLs (small area and scalability) by using a time-based integral path. The prototype PLL requires neither a high resolution DAC nor a capacitor and fits in 40μm×52μm (0.0021mm2) active area. It achieves 3.8psrms integrated jitter at 2.2GHz and consumes 1.82mW power.

AB - Phase-locked loops (PLLs) are de-facto clock generators in analog, digital, RF, and embedded systems to generate a high frequency output clock from a low frequency reference clock. Modern systems-on-chip (SoCs) require many such PLLs that cater to multi-core processors, memories, IO interfaces and power management. A ring-oscillator-based analog charge-pump PLL offers a flexible and power-efficient way to implement such clock multipliers. However, frequency compensation of analog PLLs requires a large loop filter capacitor that occupies significant area. The area penalty is further exacerbated in deep sub-micron CMOS processes due to increasing oscillator gain and gate leakage. For example, a 2GHz PLL in 65nm CMOS requires a 90pF capacitor (R=1kω) to achieve 10MHz bandwidth and 70° phase margin. Assuming a capacitor density of 1fF/μm2, a 90pF capacitor occupies an area of 0.09mm2. Digital PLLs (DPLLs) offer an attractive means to eliminate the loop-filter capacitor [1, 2]. However, quantization error added by its loop components degrades the performance in multiple ways. First, it makes the DPLL loop inherently non-linear causing the steady state to be a bounded limit cycle, which manifests as deterministic jitter (DJ) at the PLL output. Second, it introduces conflicting noise bandwidth requirements, which makes it difficult to achieve low jitter in a power efficient manner. For instance, suppressing TDC quantization error by reducing PLL bandwidth increases the DCO phase noise contribution. As a result, DCO power must be increased to lower its noise contribution. This is especially problematic in ring-oscillator-based DPLLs. Finally, a high-resolution digital-to-analog converter (DAC) needed to interface the DLF output to the ring oscillator typically occupies large area and negates some of the area benefits of DPLLs [1, 2]. In view of these drawbacks, we present a PLL architecture that combines the advantages of analog (no quantization error) and digital PLLs (small area and scalability) by using a time-based integral path. The prototype PLL requires neither a high resolution DAC nor a capacitor and fits in 40μm×52μm (0.0021mm2) active area. It achieves 3.8psrms integrated jitter at 2.2GHz and consumes 1.82mW power.

UR - http://www.scopus.com/inward/record.url?scp=84962881971&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84962881971&partnerID=8YFLogxK

U2 - 10.1109/ISSCC.2016.7418045

DO - 10.1109/ISSCC.2016.7418045

M3 - Conference contribution

AN - SCOPUS:84962881971

T3 - Digest of Technical Papers - IEEE International Solid-State Circuits Conference

SP - 338

EP - 340

BT - 2016 IEEE International Solid-State Circuits Conference, ISSCC 2016

PB - Institute of Electrical and Electronics Engineers Inc.

ER -