Find Research Outputs

Search in all content

Filters for Research & Scholarship

Search concepts
Selected Filters

Publication Year

  • 2020
  • 2019
  • 2018
  • 2017
  • 2016
  • 2015
  • 2014
  • 2013
  • 2012
  • 2011

Author

  • Martin D F Wong
2013

DSA template mask détermination and cut redistribution for advanced 1D gridded design

Xiao, Z., Du, Y., Wong, M. D. F. & Zhang, H., Dec 12 2013, Photomask Technology 2013. 888017. (Proceedings of SPIE - The International Society for Optical Engineering; vol. 8880).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2014

Efficient simulation-based optimization of power grid with on-chip voltage regulator

Yu, T. & Wong, M. D. F., Mar 27 2014, 2014 19th Asia and South Pacific Design Automation Conference, ASP-DAC 2014 - Proceedings. p. 531-536 6 p. 6742946. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2019

Optimization of Liquid Cooling MicroChannel in 3D IC using Complete Converging and Diverging Channel Models

Hwang, L. K., Kwon, B. & Wong, M. D. F., May 2019, Proceedings of the 18th InterSociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems, ITherm 2019. IEEE Computer Society, p. 1197-1203 7 p. 8757254. (InterSociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems, ITHERM; vol. 2019-May).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

INVITED: Essential building blocks for creating an open-source EDA project

Huang, T. W., Lin, C. X., Guo, G. & Wong, M. D. F., Jun 2 2019, Proceedings of the 56th Annual Design Automation Conference 2019, DAC 2019. Institute of Electrical and Electronics Engineers Inc., a78. (Proceedings - Design Automation Conference).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2012

A polynomial time exact algorithm for self-aligned double patterning layout decomposition

Xiao, Z., Du, Y., Zhang, H. & Wong, M. D. F., May 1 2012, ISPD'12 - Proceedings of the 2012 International Symposium on Physical Design. p. 17-24 8 p. (Proceedings of the International Symposium on Physical Design).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2011

A new strategy for simultaneous escape based on boundary routing

Luo, L., Yan, T., Ma, Q., Wong, M. D. F. & Shibuya, T., Feb 1 2011, In : IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 30, 2, p. 205-214 10 p., 5689348.

Research output: Contribution to journalArticle

2014

Optimization of standard cell based detailed placement for 16 nm FinFET process

Du, Y. & Wong, M. D. F., Jan 1 2014, Proceedings - Design, Automation and Test in Europe, DATE 2014. Institute of Electrical and Electronics Engineers Inc., 6800571. (Proceedings -Design, Automation and Test in Europe, DATE).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

UI-route: An ultra-fast incremental maze routing algorithm

Huang, T-W., Wu, P. C. & Wong, M. D. F., Jan 1 2014, Proceedings of SLIP - System Level Interconnect Prediction Workshop, SLIP 2014. Association for Computing Machinery, (Proceedings of SLIP - System Level Interconnect Prediction Workshop, SLIP 2014).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2013

A novel and efficient method for power pad placement optimization

Yu, T. & Wong, M. D. F., Jul 5 2013, Proceedings of the 14th International Symposium on Quality Electronic Design, ISQED 2013. p. 158-163 6 p. 6523604. (Proceedings - International Symposium on Quality Electronic Design, ISQED).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2019

A modern C++ parallel task programming library

Lin, C. X., Huang, T. W., Guo, G. & Wong, M. D. F., Oct 15 2019, MM 2019 - Proceedings of the 27th ACM International Conference on Multimedia. Association for Computing Machinery, Inc, p. 2284-2287 4 p. (MM 2019 - Proceedings of the 27th ACM International Conference on Multimedia).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2016

OpenTimer: A high-performance timing analysis tool

Huang, T-W. & Wong, M. D. F., Jan 5 2016, 2015 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2015. Institute of Electrical and Electronics Engineers Inc., p. 895-902 8 p. 7372666. (2015 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2015).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2015

Polynomial time optimal algorithm for stencil row planning in e-beam lithography

Guo, D., Du, Y. & Wong, M. D. F., Mar 11 2015, 20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015. Institute of Electrical and Electronics Engineers Inc., p. 658-664 7 p. 7059083. (20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2011

Characterization of the performance variation for regular standard cell with process nonidealities

Zhang, H., Du, Y., Wong, M. D. F. & Chao, K. Y., May 16 2011, Design for Manufacturability through Design-Process Integration V. 79740T. (Proceedings of SPIE - The International Society for Optical Engineering; vol. 7974).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Effective decomposition algorithm for self-aligned double patterning lithography

Zhang, H., Du, Y., Wong, M. D. F., Topaloglu, R. & Conley, W., Jun 22 2011, Optical Microlithography XXIV. Vol. 7973. 79730J

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2016

A distributed timing analysis framework for large designs

Huang, T. W., Wong, M. D. F., Sinha, D., Kalafala, K. & Venkateswaran, N., Jun 5 2016, Proceedings of the 53rd Annual Design Automation Conference, DAC 2016. Institute of Electrical and Electronics Engineers Inc., a116. (Proceedings - Design Automation Conference; vol. 05-09-June-2016).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2017

DtCraft: A distributed execution engine for compute-intensive applications

Huang, T. W., Lin, C. X. & Wong, M. D. F., Dec 13 2017, 2017 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2017. Institute of Electrical and Electronics Engineers Inc., p. 757-765 9 p. (IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD; vol. 2017-November).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2018

A general-purpose distributed programming system using data-parallel streams

Huang, T. W., Lin, C. X., Guo, G. & Wong, M. D. F., Oct 15 2018, MM 2018 - Proceedings of the 2018 ACM Multimedia Conference. Association for Computing Machinery, Inc, p. 1360-1363 4 p. (MM 2018 - Proceedings of the 2018 ACM Multimedia Conference).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2011

Hot spot detection for indecomposable self-aligned double patterning layout

Zhang, H., Du, Y., Wong, M. D. F. & Topaloglu, R. O., Nov 23 2011, Photomask Technology 2011. 81663E. (Proceedings of SPIE - The International Society for Optical Engineering; vol. 8166).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2015

Accelerated path-based timing analysis with MapReduce

Huang, T. W. & Wong, M. D. F., Mar 29 2015, ISPD 2015 - Proceedings of the ACM International Symposium on Physical Design 2015. Association for Computing Machinery, p. 103-110 8 p. (Proceedings of the International Symposium on Physical Design; vol. 29-March-2015).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Fast path-based timing analysis for CPPR

Huang, T. W., Wu, P. C. & Wong, M. D. F., Jan 5 2015, 2014 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2014 - Digest of Technical Papers. January ed. Institute of Electrical and Electronics Engineers Inc., p. 596-599 4 p. 7001413. (IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD; vol. 2015-January, no. January).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2016

PolyPUF: Physically Secure Self-Divergence

Konigsmark, S. T. C., Chen, D. & Wong, M. D. F., Jul 2016, In : IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 35, 7, p. 1053-1066 14 p., 7293632.

Research output: Contribution to journalArticle

2020

On Coloring Rectangular and Diagonal Grid Graphs for Multipatterning and DSA Lithography

Guo, D., Zhang, H. & Wong, M. D. F., Jun 2020, In : IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 39, 6, p. 1205-1216 12 p., 8708289.

Research output: Contribution to journalArticle

2011

Accelerating aerial image simulation with GPU

Zhang, H., Yan, T., Wong, M. D. F. & Patel, S. J., 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2011. p. 178-184 7 p. 6105323

Research output: Chapter in Book/Report/Conference proceedingConference contribution

An optimal algorithm for layer assignment of bus escape routing on PCBs

Ma, Q., Young, E. F. Y. & Wong, M. D. F., Sep 16 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference, DAC 2011. p. 176-181 6 p. 5981933. (Proceedings - Design Automation Conference).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2012

Efficient pattern relocation for EUV blank defect mitigation

Zhang, H., Du, Y., Wong, M. D. F. & Topalaglu, R. O., Apr 26 2012, ASP-DAC 2012 - 17th Asia and South Pacific Design Automation Conference. p. 719-724 6 p. 6165049. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2013

Optimally minimizing overlay violation in self-aligned double patterning decomposition for row-based standard cell layout in polynomial time

Xiao, Z., Du, Y., Tian, H. & Wong, M. D. F., Dec 1 2013, 2013 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2013 - Digest of Technical Papers. p. 32-39 8 p. 6691094. (IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2019

An efficient and composable parallel task programming library

Lin, C. X., Huang, T. W., Guo, G. & Wong, M. D. F., Sep 2019, 2019 IEEE High Performance Extreme Computing Conference, HPEC 2019. Institute of Electrical and Electronics Engineers Inc., 8916447. (2019 IEEE High Performance Extreme Computing Conference, HPEC 2019).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2013

Linear time algorithm to find all relocation positions for EUV defect mitigation

Du, Y., Zhang, H., Ma, Q. & Wong, M. D. F., May 20 2013, 2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013. p. 261-266 6 p. 6509606. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2014

ICCAD roundtable the many challenges of triple patterning [ICCAD Roundtable]

Joyner, W., Kawa, J., Liebmann, L., Pan, D. Z., Wong, M. & Yeh, D., Aug 2014, In : IEEE Design and Test. 31, 4, p. 52-58 7 p., 6874606.

Research output: Contribution to journalArticle

2012

Correctly model the diagonal capacity in escape routing

Yan, T. & Wong, M. D. F., Feb 1 2012, In : IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 31, 2, p. 285-293 9 p., 6132657.

Research output: Contribution to journalArticle

2013

A routing algorithm for graphene nanoribbon circuit

Yan, T., Ma, Q., Chilstedt, S., Wong, M. D. F. & Chen, D., Oct 1 2013, In : ACM Transactions on Design Automation of Electronic Systems. 18, 4, 61.

Research output: Contribution to journalArticle

2019

CPP-taskflow: Fast task-based parallel programming using modern C++

Huang, T. W., Lin, C. X., Guo, G. & Wong, M., May 2019, Proceedings - 2019 IEEE 33rd International Parallel and Distributed Processing Symposium, IPDPS 2019. Institute of Electrical and Electronics Engineers Inc., p. 974-983 10 p. 8821011. (Proceedings - 2019 IEEE 33rd International Parallel and Distributed Processing Symposium, IPDPS 2019).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2018

Accelerate analytical placement with GPU: A generic approach

Lin, C. X. & Wong, M. D. F., Apr 19 2018, Proceedings of the 2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018. Institute of Electrical and Electronics Engineers Inc., p. 1345-1350 6 p. (Proceedings of the 2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018; vol. 2018-January).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

A highly compressed timing macro-modeling algorithm for hierarchical and incremental timing analysis

Lai, T. Y. & Wong, M. D. F., Feb 20 2018, ASP-DAC 2018 - 23rd Asia and South Pacific Design Automation Conference, Proceedings. Institute of Electrical and Electronics Engineers Inc., p. 166-171 6 p. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC; vol. 2018-January).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2016

UI-Timer 1.0: An Ultrafast Path-Based Timing Analysis Algorithm for CPPR

Huang, T. W. & Wong, M. D. F., Nov 2016, In : IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 35, 11, p. 1862-1875 14 p., 7400988.

Research output: Contribution to journalArticle

2012

Parallel implementation of R-trees on the GPU

Luo, L., Wong, M. D. F. & Leong, L., Apr 26 2012, ASP-DAC 2012 - 17th Asia and South Pacific Design Automation Conference. p. 353-358 6 p. 6164973. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2014

System-of-PUFs: Multilevel security for embedded systems

Konigsmark, S. T. C., Hwang, L. K., Chen, D. & Wong, M. D. F., Oct 12 2014, 2014 International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2014. Association for Computing Machinery, Inc, a27. (2014 International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2014).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Directed self-assembly (DSA) template pattern verification

Xiao, Z., Du, Y., Tian, H., Wong, M. D. F., Yi, H., Wong, H. S. P. & Zhang, H., Jan 1 2014, DAC 2014 - 51st Design Automation Conference, Conference Proceedings. Institute of Electrical and Electronics Engineers Inc., 2593125. (Proceedings - Design Automation Conference).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2015

Model-based multiple patterning layout decomposition

Guo, D., Tian, H., Du, Y. & Wong, M. D. F., Jan 1 2015, Photomask Technology 2015. Hayashi, N., Kasprowicz, B. S., Hayashi, N. & Kasprowicz, B. S. (eds.). SPIE, 963522. (Proceedings of SPIE - The International Society for Optical Engineering; vol. 9635).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2018

On coloring rectangular and diagonal grid graphs for multiple patterning lithography

Guo, D., Zhang, H. & Wong, M. D. F., Feb 20 2018, ASP-DAC 2018 - 23rd Asia and South Pacific Design Automation Conference, Proceedings. Institute of Electrical and Electronics Engineers Inc., p. 387-392 6 p. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC; vol. 2018-January).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2017

High-Level Synthesis for side-channel defense

Konigsmark, S. T. C., Chen, D. & Wong, M. D. F., Jul 28 2017, 2017 IEEE 28th International Conference on Application-Specific Systems, Architectures and Processors, ASAP 2017. Institute of Electrical and Electronics Engineers Inc., p. 37-44 8 p. 7995257. (Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2012
2019

Late breaking results: Distributed timing analysis at scale

Huang, T. W., Lin, C. X. & Wong, M. D. F., Jun 2 2019, Proceedings of the 56th Annual Design Automation Conference 2019, DAC 2019. Institute of Electrical and Electronics Engineers Inc., a229. (Proceedings - Design Automation Conference).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2015

UI-Timer: An ultra-fast clock network pessimism removal algorithm

Huang, T. W., Wu, P. C. & Wong, M. D. F., Jan 5 2015, 2014 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2014 - Digest of Technical Papers. January ed. Institute of Electrical and Electronics Engineers Inc., p. 758-765 8 p. 7001436. (IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD; vol. 2015-January, no. January).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

An efficient linear time triple patterning solver

Tian, H., Zhang, H., Xiao, Z. & Wong, M. D. F., Mar 11 2015, 20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015. Institute of Electrical and Electronics Engineers Inc., p. 208-213 6 p. 7059006. (20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2014

DSA-Aware detailed routing for via layer optimization

Du, Y., Xiao, Z., Wong, M. D. F., Yi, H. & Wong, H. S. P., 2014, Alternative Lithographic Technologies VI. SPIE, Vol. 9049. 90492J

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2012

A polynomial time triple patterning algorithm for cell based row-structure layout

Tian, H., Zhang, H., Ma, Q., Xiao, Z. & Wong, M. D. F., 2012, In : IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. p. 57-64 8 p., 6386589.

Research output: Contribution to journalConference article

2016

Performance evaluation considering mask misalignment in multiple patterning decomposition

Tian, H. & Wong, M. D. F., May 25 2016, Proceedings of the 17th International Symposium on Quality Electronic Design, ISQED 2016. IEEE Computer Society, p. 192-197 6 p. 7479199. (Proceedings - International Symposium on Quality Electronic Design, ISQED; vol. 2016-May).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2011

Mask cost reduction with circuit performance consideration for self-aligned double patterning

Zhang, H., Du, Y., Wong, M. D. F. & Chao, K. Y., Mar 28 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011. p. 787-792 6 p. 5722296. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2015

Layout optimization and template pattern verification for directed self-assembly (DSA)

Xiao, Z., Guo, D., Wong, M. D. F., Yi, H., Tung, M. C. & Wong, H. S. P. IP., Jul 24 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference, DAC 2015. Institute of Electrical and Electronics Engineers Inc., 7167384. (Proceedings - Design Automation Conference; vol. 2015-July).

Research output: Chapter in Book/Report/Conference proceedingConference contribution