Find Research Outputs

Search concepts
Selected Filters
Article

Accelerating aerial image simulation using improved CPU/GPU collaborative computing

Zhang, F., Hu, C., Wu, P. C., Zhang, H. & Wong, M. D. F., Jan 1 2015, In : Computers and Electrical Engineering. 46, p. 176-189 14 p.

Research output: Contribution to journalArticle

Computer supported cooperative work
Program processors
Antennas
Lithography
Scheduling

Advances in PCB routing

Yan, T., Ma, Q. & Wong, M. D. F., Aug 17 2012, In : IPSJ Transactions on System LSI Design Methodology. 5, p. 14-22 9 p.

Research output: Contribution to journalArticle

Polychlorinated biphenyls

A new strategy for simultaneous escape based on boundary routing

Luo, L., Yan, T., Ma, Q., Wong, M. D. F. & Shibuya, T., Feb 1 2011, In : IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 30, 2, p. 205-214 10 p., 5689348.

Research output: Contribution to journalArticle

Routers
Routing algorithms
Polychlorinated biphenyls
Networks (circuits)
Lithography
Polynomials
Decomposition
Inductive logic programming (ILP)

A practical low-power nonregular interconnect design with manufacturing for design approach

Zhang, H., Wong, M. D. F., Chao, K. Y. & Deng, L., May 15 2012, In : IEEE Journal on Emerging and Selected Topics in Circuits and Systems. 2, 2, p. 322-332 11 p., 6198293.

Research output: Contribution to journalArticle

Wire
Silicon wafers
Costs
Masks
Electric power utilization

A routing algorithm for graphene nanoribbon circuit

Yan, T., Ma, Q., Chilstedt, S., Wong, M. D. F. & Chen, D., Oct 1 2013, In : ACM Transactions on Design Automation of Electronic Systems. 18, 4, 61.

Research output: Contribution to journalArticle

Nanoribbons
Routing algorithms
Graphene
Networks (circuits)
Costs

A routing approach to reduce glitches in low power FPGAs

Dinh, Q., Chen, D. & Wong, M. D. F., Feb 1 2010, In : IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 29, 2, p. 235-240 6 p., 5395747.

Research output: Contribution to journalArticle

Field programmable gate arrays (FPGA)
Routers
Routing algorithms
Experiments

Correctly model the diagonal capacity in escape routing

Yan, T. & Wong, M. D. F., Feb 1 2012, In : IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 31, 2, p. 285-293 9 p., 6132657.

Research output: Contribution to journalArticle

Printed circuit boards

DtCraft: A High-Performance Distributed Execution Engine at Scale

Huang, T. W., Lin, C. X. & Wong, M. D. F., Jun 2019, In : IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 38, 6, p. 1070-1083 14 p., 8355904.

Research output: Contribution to journalArticle

Engines
Concurrency control
Distributed computer systems
Fault tolerance
Electric sparks

ICCAD roundtable the many challenges of triple patterning [ICCAD Roundtable]

Joyner, W., Kawa, J., Liebmann, L., Pan, D. Z., Wong, M. & Yeh, D., Aug 2014, In : IEEE Design and Test. 31, 4, p. 52-58 7 p., 6874606.

Research output: Contribution to journalArticle

Self assembly
Light sources
Wavelength
Approximation algorithms
Printed circuit boards
Linear programming
Computational complexity

PolyPUF: Physically Secure Self-Divergence

Konigsmark, S. T. C., Chen, D. & Wong, M. D. F., Jul 2016, In : IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 35, 7, p. 1053-1066 14 p., 7293632.

Research output: Contribution to journalArticle

Learning systems
Authentication
Learning algorithms
Cryptography
Neural networks

Thermal-driven analog placement considering device matching

Lin, M. P. H., Zhang, H., Wong, M. D. F. & Chang, Y. W., Mar 1 2011, In : IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 30, 3, p. 325-336 12 p., 5715604.

Research output: Contribution to journalArticle

Analog circuits
Hot Temperature
Thermal effects
Thermal gradients
Networks (circuits)
Computer aided design
Networks (circuits)
Clocks
Data storage equipment
Silicon
Conference article

A polynomial time triple patterning algorithm for cell based row-structure layout

Tian, H., Zhang, H., Ma, Q., Xiao, Z. & Wong, M. D. F., Dec 1 2012, In : IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. p. 57-64 8 p., 6386589.

Research output: Contribution to journalConference article

Lithography
Polynomials
Decomposition
Extreme ultraviolet lithography
Computational complexity

Efficient parallel power grid analysis via Additive Schwarz method

Yu, T., Xiao, Z. & Wong, M. D. F., Dec 1 2012, In : IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. p. 399-406 8 p., 6386643.

Research output: Contribution to journalConference article

Data storage equipment
Communication
Electric power distribution
Integrated circuits
Computer systems

Layout small-angle rotation and shift for EUV defect mitigation

Zhang, H., Du, Y., Wong, M. D. F., Deng, Y. & Mangat, P., Dec 1 2012, In : IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. p. 43-49 7 p., 6386587.

Research output: Contribution to journalConference article

Defects
Extreme ultraviolet lithography
Relocation

PGT-SOLVER: An efficient solver for power grid transient analysis

Yu, T. & Wong, M. D. F., Dec 1 2012, In : IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. p. 647-652 6 p., 6386740.

Research output: Contribution to journalConference article

Transient analysis
Substitution reactions
Data storage equipment
Conference contribution

Accelerate analytical placement with GPU: A generic approach

Lin, C. X. & Wong, M. D. F., Apr 19 2018, Proceedings of the 2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018. Institute of Electrical and Electronics Engineers Inc., p. 1345-1350 6 p. (Proceedings of the 2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018; vol. 2018-January).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Resource allocation
Program processors
Data storage equipment
Networks (circuits)
Graphics processing unit

Accelerated path-based timing analysis with MapReduce

Huang, T-W. & Wong, M. D. F., Mar 29 2015, ISPD 2015 - Proceedings of the ACM International Symposium on Physical Design 2015. Association for Computing Machinery, p. 103-110 8 p. (Proceedings of the International Symposium on Physical Design; vol. 29-March-2015).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Computational complexity
Big data

Accelerating aerial image simulation with GPU

Zhang, H., Yan, T., Wong, M. D. F. & Patel, S. J., 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2011. p. 178-184 7 p. 6105323

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Antennas
Program processors
Graphics processing unit
Experiments

Accurate models for optimizing tapered microchannel heat sinks in 3D ICs

Hwang, L., Kwon, B. & Wong, M. D. F., Aug 7 2018, Proceedings - 2018 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2018. IEEE Computer Society, p. 58-63 6 p. 8429342. (Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI; vol. 2018-July).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Heat sinks
Microchannels
Cooling
Computer simulation
Nusselt number

A distributed power grid analysis framework from sequential stream graph

Lin, C. X., Huang, T. W., Yu, T. & Wong, M. D. F., May 30 2018, GLSVLSI 2018 - Proceedings of the 2018 Great Lakes Symposium on VLSI. Association for Computing Machinery, p. 183-188 6 p. (Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Distributed computer systems
Scheduling
Decomposition
Hardware
Industry

A distributed timing analysis framework for large designs

Huang, T. W., Wong, M. D. F., Sinha, D., Kalafala, K. & Venkateswaran, N., Jun 5 2016, Proceedings of the 53rd Annual Design Automation Conference, DAC 2016. Institute of Electrical and Electronics Engineers Inc., a116. (Proceedings - Design Automation Conference; vol. 05-09-June-2016).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Timing Analysis
Distributed File System
Circuit Complexity
Design Automation
Network layers

A general-purpose distributed programming system using data-parallel streams

Huang, T-W., Lin, C. X., Guo, G. & Wong, M. D. F., Oct 15 2018, MM 2018 - Proceedings of the 2018 ACM Multimedia Conference. Association for Computing Machinery, Inc, p. 1360-1363 4 p. (MM 2018 - Proceedings of the 2018 ACM Multimedia Conference).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Computer systems programming
Cluster computing
Concurrency control
Multimedia systems
Containers

A highly compressed timing macro-modeling algorithm for hierarchical and incremental timing analysis

Lai, T. Y. & Wong, M. D. F., Feb 20 2018, ASP-DAC 2018 - 23rd Asia and South Pacific Design Automation Conference, Proceedings. Institute of Electrical and Electronics Engineers Inc., Vol. 2018-January. p. 166-171 6 p.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Macros
Networks (circuits)
Computer simulation

Algorithmic study on the routing reliability problem

Ma, Q., Xiao, Z. & Wong, M. D. F., Jul 16 2012, Proceedings of the 13th International Symposium on Quality Electronic Design, ISQED 2012. p. 483-488 6 p. 6187537. (Proceedings - International Symposium on Quality Electronic Design, ISQED).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Nanoribbons
Graphene
Wire
Electric wiring
Dynamic programming

A modern C++ parallel task programming library

Lin, C. X., Huang, T. W., Guo, G. & Wong, M. D. F., Oct 15 2019, MM 2019 - Proceedings of the 27th ACM International Conference on Multimedia. Association for Computing Machinery, Inc, p. 2284-2287 4 p. (MM 2019 - Proceedings of the 27th ACM International Conference on Multimedia).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Parallel programming
Application programming interfaces (API)
Concurrency control
Multimedia systems
Software design

An effective GPU implementation of breadth-first search

Luo, L., Wong, M. & Hwu, W. M., Sep 7 2010, Proceedings of the 47th Design Automation Conference, DAC '10. p. 52-55 4 p. (Proceedings - Design Automation Conference).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Breadth-first Search
Program processors
Design Automation
Computational complexity
Accelerate

An efficient linear time triple patterning solver

Tian, H., Zhang, H., Xiao, Z. & Wong, M. D. F., Mar 11 2015, 20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015. Institute of Electrical and Electronics Engineers Inc., p. 208-213 6 p. 7059006. (20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Patterning
Linear Time
Lithography
Data storage equipment
Graph Model

A negotiated congestion based router for simultaneous escape routing

Ma, Q., Yan, T. & Wong, M. D. F., May 28 2010, Proceedings of the 11th International Symposium on Quality Electronic Design, ISQED 2010. p. 606-610 5 p. 5450514. (Proceedings of the 11th International Symposium on Quality Electronic Design, ISQED 2010).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Routers
Polychlorinated biphenyls
Field programmable gate arrays (FPGA)

An ILP-based automatic bus planner for dense PCBs

Pei-Ci Wu, W., Ma, Q. & Wong, M. D. F., May 20 2013, 2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013. p. 181-186 6 p. 6509593. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Inductive logic programming (ILP)
Polychlorinated biphenyls
Planning
Decomposition
Routers

An optimal algorithm for finding disjoint rectangles and its application to PCB routing

Kong, H., Ma, Q., Yan, T. & Wong, M. D. F., Sep 7 2010, Proceedings of the 47th Design Automation Conference, DAC '10. p. 212-217 6 p. (Proceedings - Design Automation Conference).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Polychlorinated biphenyls
Optimal Algorithm
Rectangle
Disjoint
Routing

An optimal algorithm for layer assignment of bus escape routing on PCBs

Ma, Q., Young, E. F. Y. & Wong, M. D. F., Sep 16 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference, DAC 2011. p. 176-181 6 p. 5981933. (Proceedings - Design Automation Conference).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Polychlorinated biphenyls
Optimal Algorithm
Routing
Assignment
Assignment Problem

A novel and efficient method for power pad placement optimization

Yu, T. & Wong, M. D. F., Jul 5 2013, Proceedings of the 14th International Symposium on Quality Electronic Design, ISQED 2013. p. 158-163 6 p. 6523604. (Proceedings - International Symposium on Quality Electronic Design, ISQED).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Iterative methods
Simulated annealing

A polynomial time exact algorithm for self-aligned double patterning layout decomposition

Xiao, Z., Du, Y., Zhang, H. & Wong, M. D. F., May 1 2012, ISPD'12 - Proceedings of the 2012 International Symposium on Physical Design. p. 17-24 8 p. (Proceedings of the International Symposium on Physical Design).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Lithography
Polynomials
Decomposition
Inductive logic programming (ILP)

A provably good approximation algorithm for rectangle escape problem with application to PCB routing

Ma, Q., Kong, H., Wong, M. D. F. & Young, E. F. Y., Mar 28 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011. p. 843-848 6 p. 5722308. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Approximation algorithms
Polychlorinated biphenyls
Linear programming
Computational complexity

BDD-based circuit restructuring for reducing dynamic power

Dinh, Q., Chen, D. & Wong, M. D. F., Dec 1 2010, 2010 IEEE International Conference on Computer Design, ICCD 2010. p. 548-554 7 p. 5647524. (Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Networks (circuits)
Clocks
Pipelines
Inductive logic programming (ILP)
Flip flop circuits

B-escape: A simultaneous escape routing algorithm based on boundary routing

Luo, L., Yan, T., Ma, Q., Wong, M. D. F. & Shibuya, T., May 19 2010, ISPD'10 - Proceedings of the 2010 ACM International Symposium on Physical Design. p. 19-25 7 p. (Proceedings of the International Symposium on Physical Design).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Routing algorithms
Polychlorinated biphenyls
Routers
Networks (circuits)

Block copolymer directed self-assembly (DSA) aware contact layer optimization for 10 nm 1D standard cell library

Du, Y., Guo, D., Wong, M. D. F., Yi, H., Wong, H. S. P., Zhang, H. & Ma, Q., Dec 1 2013, 2013 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2013 - Digest of Technical Papers. p. 186-193 8 p. 6691117. (IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Self assembly
Block copolymers
Lithography
Approximation algorithms
Cost functions

Characterization and decomposition of self-aligned quadruple patterning friendly layout

Zhang, H., Du, Y., Wong, M. D. F. & Topaloglu, R. O., May 31 2012, Optical Microlithography XXV. 83260F. (Proceedings of SPIE - The International Society for Optical Engineering; vol. 8326).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Quadruple
Patterning
layouts
Lithography
Layout

Characterization of the performance variation for regular standard cell with process nonidealities

Zhang, H., Du, Y., Wong, M. D. F. & Chao, K. Y., May 16 2011, Design for Manufacturability through Design-Process Integration V. 79740T. (Proceedings of SPIE - The International Society for Optical Engineering; vol. 7974).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Cell
cells
Networks (circuits)
Circuit simulation
Timing

CNPUF: A Carbon Nanotube-based Physically Unclonable Function for secure low-energy hardware design

Konigsmark, S. T. C., Hwang, L. K., Chen, D. & Wong, M. D. F., Mar 27 2014, 2014 19th Asia and South Pacific Design Automation Conference, ASP-DAC 2014 - Proceedings. p. 73-78 6 p. 6742869. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Carbon nanotubes
Carbon nanotube field effect transistors
Hardware
VLSI circuits
Authentication

Color balancing for triple patterning lithography with complex designs

Tian, H., Zhang, H. & Wong, M. D. F., Dec 12 2013, Photomask Technology 2013. 88800I. (Proceedings of SPIE - The International Society for Optical Engineering; vol. 8880).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Patterning
Lithography
Balancing
lithography
Color

Configurable multi-product floorplanning

Ma, Q., Wong, M. D. F. & Chao, K. Y., Apr 28 2010, 2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010. p. 549-554 6 p. 5419824. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Simulated annealing
Planning
Finance
Application specific integrated circuits
Product design

Constrained pattern assignment for standard cell based triple patterning lithography

Tian, H., Du, Y., Zhang, H., Xiao, Z. & Wong, M. D. F., Dec 1 2013, 2013 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2013 - Digest of Technical Papers. p. 178-185 8 p. 6691116. (IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Lithography
Decomposition
Masks
Color

Contact layer decomposition to enable DSA with multi-patterning technique for standard cell based layout

Xiao, Z., Lin, C. X., Wong, M. D. F. & Zhang, H., Mar 7 2016, 2016 21st Asia and South Pacific Design Automation Conference, ASP-DAC 2016. Institute of Electrical and Electronics Engineers Inc., p. 95-102 8 p. 7427995. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC; vol. 25-28-January-2016).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Self assembly
Decomposition
Lithography
Masks
Costs

Contact pitch and location prediction for Directed Self-Assembly template verification

Xiao, Z., Du, Y., Wong, M. D. F., Yi, H., Wong, H. S. P. & Zhang, H., Mar 11 2015, 20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015. Institute of Electrical and Electronics Engineers Inc., p. 644-651 8 p. 7059081. (20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Contact Hole
Self-assembly
Self assembly
Template
Contact

CPP-taskflow: Fast task-based parallel programming using modern C++

Huang, T. W., Lin, C. X., Guo, G. & Wong, M., May 2019, Proceedings - 2019 IEEE 33rd International Parallel and Distributed Processing Symposium, IPDPS 2019. Institute of Electrical and Electronics Engineers Inc., p. 974-983 10 p. 8821011. (Proceedings - 2019 IEEE 33rd International Parallel and Distributed Processing Symposium, IPDPS 2019).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Parallel programming
Data structures
Learning systems
Decomposition
Programming

Density driven placement of sub-DSA resolution assistant features (SDRAFs)

Guo, D., Tung, M., Karageorgos, I., Wong, H. S. P. & Wong, M. D. F., Jan 1 2017, Design-Process-Technology Co-optimization for Manufacturability XI. Cain, J. P. & Capodieci, L. (eds.). SPIE, 101480E. (Proceedings of SPIE - The International Society for Optical Engineering; vol. 10148).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Self-assembly
Self assembly
Placement
self assembly
Defectivity