2.5 GHz CMOS power amplifier integrated with low loss matching network for WiMAX applications

Doris A. Chan, Milton Feng

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Power device optimization techniques are systematically incorporated to increase the overall power amplifier (PA) performance in terms of gain, linearity, and power added efficiency (PAE). The prototype PA is implemented in a 130 nm MMRF CMOS process. The single-end PA at 2.5 GHz shows a gain of 31 dB, an output power of 21.4 dBm at the 1 dB compression point, and a PAE of 14.5% while consuming 0.98 W from a 3.3 V supply.

Original languageEnglish (US)
Title of host publicationAPMC 2009 - Asia Pacific Microwave Conference 2009
Pages1108-1111
Number of pages4
DOIs
StatePublished - 2009
EventAsia Pacific Microwave Conference 2009, APMC 2009 - Singapore, Singapore
Duration: Dec 7 2009Dec 10 2009

Publication series

NameAPMC 2009 - Asia Pacific Microwave Conference 2009

Other

OtherAsia Pacific Microwave Conference 2009, APMC 2009
Country/TerritorySingapore
CitySingapore
Period12/7/0912/10/09

Keywords

  • CMOS transmitter (TX)
  • Power amplifier (PA)
  • Worldwide Interoperability for Microwave Access (WiMAX)

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of '2.5 GHz CMOS power amplifier integrated with low loss matching network for WiMAX applications'. Together they form a unique fingerprint.

Cite this